A cache has an address bus for receiving requests for data from a processor and a data bus for providing the requested data to the processor. As part of the mechanism for determining if there is a hit in the cache, the cache has TAG locations for storing TAG addresses. The hit signal is not generated...http://www.google.ca/patents/US4996641?utm_source=gb-gplus-sharePatent US4996641 - Diagnostic mode for a cache
