Microprocessor architecture for an address translation unit which provides two levels of cache memory management is described. Segmentation registers and an associated segmentation table in main memory provide a first level of memory management which includes attribute bits used for protection, priority,...http://www.google.ca/patents/US4972338?utm_source=gb-gplus-sharePatent US4972338 - Memory management for microprocessor system
