The handling of branch delay slots in MIPS microprocessors is enhanced. Branch instructions can be placed in branch delay slots by the judicious operation of the Exception Pointer Counter and the BD bit in the Cause register for exception handling. ...http://www.google.ca/patents/US5774709?utm_source=gb-gplus-sharePatent US5774709 - Enhanced branch delay slot handling with single exception program counter
