One page of image data is divided into six data streams of blocks data. First to sixth FIFO memories of a speed difference absorbing circuit absorb a difference between a transfer rate of the block data and a processing speed of the subsequent circuits. FIFO memories of a line delay circuit...http://www.google.ca/patents/US5701505?utm_source=gb-gplus-sharePatent US5701505 - Image data parallel processing apparatus
