Within a SIMD processor 2 data processing instructions are provided which specify parallel lanes of processing to be performed upon respective data elements. The data elements are permitted to vary in size whilst the number of processing lanes remain constant. Thus, the destination register size for...http://www.google.ca/patents/US20050125631?utm_source=gb-gplus-sharePatent US20050125631 - Data element size control within parallel lanes of processing
