WO2014127330A2

WO2014127330A2 - Power-packet-switching converter with sequenced connection to link inductor

Info

Publication number: WO2014127330A2
Application number: PCT/US2014/016740
Authority: WO
Inventors: Guy Michael BARRON; William C. Alexander
Original assignee: Ideal Power, Inc.
Priority date: 2013-02-15
Filing date: 2014-02-17
Publication date: 2014-08-21
Also published as: US20150318704A1; US9042131B2; US20150003115A1; GB2525135B; WO2014127330A3; GB201515002D0; EP2949033A4; EP2949033A2; GB2525135A

Abstract

Methods and systems for managing link voltages in a power converter, where single phase, three phase or universal systems can be used. Common mode management refers to shifting of voltages in a particular direction to perform transition between input and output ports, in addition to maintaining soft switching property. Voltages in power converters can be freely increasing and decreasing, and thus damage to the circuit can be caused if these voltages change are not controlled.

Description

Power-Packet-Switching Converter With Sequenced

Connection To Link Inductor

CROSS-REFERENCE

[0001] Priority is claimed from U.S. Provisional application 61/765, 129 filed Feb. 15, 2013, which is hereby incorporated by reference.

BACKGROUND

[0002] The present application relates in general to power converters, and particularly to power-packet- switching power converters, and more specifically to management of link common mode voltage.

[0003] Note that the points discussed below may reflect the hindsight gained from the disclosed inventions, and are not necessarily admitted to be prior art.

[0004] A new kind of power converter was disclosed in U.S. Patent No. 7,599, 196 entitled "Universal power conversion methods," which is incorporated by reference into the present application in its entirety. This patent describes a bidirectional (or multidirectional) power converter which pumps power into and out of a link inductor which is shunted by a capacitor.

[0005] The switch arrays at the ports are operated to achieve zero-voltage switching by totally isolating the link inductor+capacitor combination at times when its voltage is desired to be changed. (When the inductor+capacitor combination is isolated at such times, the inductor's current will change the voltage of the capacitor, as in a resonant circuit. This can even change the sign of the voltage, without loss of energy.) This architecture has subsequently been referred to as a "current-modulating" or "Power Packet Switching" architecture. Bidirectional power switches are used to provide a full bipolar (reversible) connection from each of multiple lines, at each port, to the rails connected to the link inductor and its capacitor. The basic operation of this architecture is shown, in the context of the three-phase to three-phase example of patent Figure 1 , in the sequence of drawings from patent Fig. 12a to patent Fig. 12j.

[0006] The ports of this converter can be AC or DC, and will normally be bidirectional (at least for AC ports). Individual lines of each port are each connected to a "phase leg," i.e. a pair of switches which permit that line to be connected to either of two "rails" (i.e. the two conductors which are connected to the two ends of the link inductor). It is important to note that these switches are bidirectional, so that there are four current flows possible in each phase leg: the line can source current to either rail, or can sink current from either rail.

[0007] Many different improvements and variations are shown in the basic patent. For example, variable-frequency drive is shown (for controlling a three-phase motor from a three-phase power line), DC and single-phase ports are shown (patent Fig. 21), as well as three- and four-port systems, applications to photovoltaic systems (patent Fig. 23), applications to Hybrid Electric vehicles (patent Fig. 24), applications to power conditioning (patent Fig. 29), half-bridge configurations (patent Figs. 25 and 26), systems where a transformer is included (to segment the rails, and allow different operating voltages at different ports) (patent Fig. 22), and power combining (patent Fig. 28).

[0008] Improvements and modifications of this basic architecture have also been disclosed in U.S. Patents 8,391,033, 8,295,069, 8,531,858, and 8,461 ,718, all of which are hereby incorporated by reference. [0009] The term "converter" has sometimes been used to refer specifically to DC-to-DC converters, as distinct from DC-AC "inverters" and/or AC- AC frequency-changing "cycloconverters." However, in the present application the word converter is used more generally, to refer to all of these types and more, and especially to converters using a current- modulating or power-packet-switching architecture.

[00010]

SUMMARY

[00011] The present application describes a significant improvement to power-packet-switching architectures described above. In addition to controlling the current through the link inductor (by applying a differential current drive), a new possibility is added. As before, two switches connect the terminals of the link inductor+capacitor to power or load terminals during a driving or discharge phase, and the combination of the link inductor with its capacitor is isolated temporarily, to get the differential voltage across the link inductor to whatever it needs to for the next switching phase. In addition to this, the present application teaches that the switches can be operated one at a time (pull-up driver and pull-down driver switched at different times), so that the external connection "anchors" the voltage of one terminal of the inductor while the differential voltage is changing. This modification avoids common-mode offset voltage on the link inductor.

[00012] The inventors have discovered that a common-mode shift can have an important negative effect on the operation of the converter. Even though the input lines are fully isolated from the output lines, it is possible for a net DC current to flow through the converter under some circumstances. This net DC current can be caused by charge pumped through parasitic capacitances. This DC current limits the accuracy of ground-fault detection, and can cause false positives to occur in ground-fault detection. The DC current also reduces the margin between the link inductor and saturation. BRIEF DESCRIPTION OF THE DRAWINGS

[00013] The disclosed inventions will be described with reference to the accompanying drawings, which show important sample embodiments and which are incorporated in the specification hereof by reference, wherein:

[00014] Non-limiting embodiments of the present disclosure are described by way of example with reference to the accompanying figures, which are schematic and are not intended to be drawn to scale. Unless indicated as representing prior art, the figures represent aspects of the present disclosure.

[00015] Figure 1 illustrates an inverter containing a circuit connected to and an FPGA controller with a user interface, according to an embodiment.

[00016] Figure 2 depicts a waveform representation of link voltage and link current behavior over time, according to an embodiment.

[00017] Figure 3 A shows a simplified schematic of a sample power converter.

[00018] Figure 3B shows sample voltage and current waveforms for a power cycle of a sample power converter.

[00019] Figure 3C shows an exemplary finite state machine for one sample control architecture.

[00020] Figures 3D, 3E, and 3F show sample embodiments of output and input voltages.

[00021] Figure 3G shows one sample embodiment of a bidirectional switch. [00022] Figure 3H shows one sample embodiment of a bidirectional current-modulating power converter.

[00023] Figures 31, 3J, 3K, 3L, 3M, 3N, 30, 3P, 3Q, and 3R show sample voltage and current waveforms on an inductor during a typical cycle while transferring power at full load from input to output.

[00024] Figure 3S shows voltage and current waveforms corresponding to the full power condition of Figures 3I-3R, with the conduction mode numbers corresponding to the mode numbers of Figures 3I-3R.

[00025] Figure 3T shows an embodiment of the present inventions with a full bridge three phase cycle topology, with controls and I/O filtering, including a three phase input line reactor as needed to isolate the small but high frequency voltage ripple on the input filter capacitors from the utility.

[00026] Figure 3U shows an embodiment of the present inventions with DC or Single Phase portals.

[00027] Figure 3V shows an embodiment of the present inventions with a transformer/inductor.

[00028] Figure 3W shows an embodiment of the present inventions in a four portal application mixing single phase AC and multiple DC portals, as can be used to advantage in a solar power application.

[00029] Figure 3X shows an embodiment of the present inventions in a three portal application mixing three phase AC portals and a DC portal, as can be used to advantage in a Hybrid Electric Vehicle application. [00030] Figure 3Y shows an embodiment of the present inventions as a Half-Bridge Buck-Boost Converter in a Single Phase AC or DC Topology with BCBS.

[00031] Figure 3Z show a sample embodiment in a Half-Bridge Buck-Boost Converter in a Three Phase AC Topology with BCBS.

[00032] Figure 3AA shows a sample embodiment in a single phase to three phase synchronous motor drive.

[00033] Figure 3BB shows a sample embodiment with dual, parallel, "power modules", each of which consists of 12 bi-directional switches and a parallel inductor/capacitor. More than two power modules can of course be used for additional options in multiway conversion.

[00034] Figure 3CC shows an embodiment of the present inventions as a three phase Power Line Conditioner, in which role it can act as an Active Filter and/or supply or absorb reactive power to control the power factor on the utility lines.

[00035] Figure 3DD shows a sample schematic of a microgrid embodiment.

[00036] Figure 3EE shows another sample embodiment of a microgrid.

[00037] Figure 4 shows a representation of voltages in a three phase AC, according to an embodiment.

[00038] Figure 5 depicts case A of common mode management, according to an embodiment.

[00039] Figure 6 depicts case B of common mode management, according to an embodiment.

[00040] Figure 7 depicts case C of common mode management, according to an embodiment. [00041] Figure 8 depicts a flowchart of the method of common mode management, according to an embodiment.

DETAILED DESCRIPTION OF SAMPLE EMBODIMENTS

[00042] The numerous innovative teachings of the present application will be described with particular reference to presently preferred embodiments (by way of example, and not of limitation). The present application describes several inventions, and none of the statements below should be taken as limiting the claims generally.

[00043] Some exemplary parameters will be given to illustrate the relations between these and other parameters. However it will be understood by a person of ordinary skill in the art that these values are merely illustrative, and will be modified by scaling of further device generations, and will be further modified to adapt to different materials or architectures if used.

[00044] Definitions:

[00045] Anchoring - Using a switch to fix the voltage of one end of the link of a line voltage. Any change in link voltage will occur on the other end of the link.

[00046] Direct Anchoring - Leaving one switch of line pair closed after a charge transfer is complete to anchor the voltage of one end of the link to the line voltage.

[00047] Indirect Anchoring - Anchoring that occurs at the start of a charge transfer one the change in link voltage cause one switch to conduct and anchor that end of the link to the line voltage.

[00048] Dominant Phase - The phase of the three phase port that has the largest amount of charge to be transfer to the link.

[00049] FPGA - Field programmable gate array.

[00050] GFDI - Ground fault detection and interruption. [00051] Islanding - When part of a power system consisting of one or more power sources and loads that is, for some period of time, is separated from the rest of the system.

[00052] Link - Inductor and capacitor pair that transfer energy between input and output line pairs.

[00053] Line pair - Two lines of a port that can transfer energy to or from the link.

[00054] Line pair switches - The bidirectional switches that connect a line pair to the link. The switches are composed of two IGBT in series with parallel diodes.

[00055] Microgrid - A small power grid to deliver power from a converter to local loads. The converter is the only power source of the microgrid.

[00056] MPPT - Maximum Power Point Tracking, algorithm to maximize the amount of power from a photovoltaic array

[00057] Referring initially to Figure 3H, illustrated is a schematic of a sample three phase converter 100 that illustrates the operation of a power-packet-switching converter. The converter 100 is connected to a first and second power ports 122 and 123 each of which can source or sink power, and each with a line for each phase of the port. Converter 100 can transfer electric power between said ports while accommodating a wide range of voltages, current levels, power factors, and frequencies between the ports.

[00058] The first port can be for example, a 460 VAC three phase utility connection, while said second port can be a three phase induction motor which is to be operated at variable frequency and voltage so as to achieve variable speed operation of said motor. The present inventions can also accommodate additional ports on the same inductor, as can be desired to accommodate power transfer to and from other power sources and/or sinks, as shown in Figures 3W and 3X.

[00059] Referring to Figure 3H, converter 100 is comprised of a first set of electronic switches S_lu, S_2u, S_3u, S_4u, S_5u, and S_6u that are connected between a first line 113 of a link inductor 120 and each phase, 124 through 129, of the input port, and a second set of electronic switches S_l S₂i, S₃i, S₄i, S₅i, and S₆i that are similarly connected between a second line 114 of link inductor 120 and each phase of the output port. A link capacitor 121 is connected in parallel with the link inductor, forming the link reactance. Each of these switches is capable of conducting current and blocking current in both directions, as seen in e.g. Figure 3G. Many other such bi-directional switch combinations are also possible.

[00060] The converter 100 also has input and output capacitor filters 130 and 131, respectively, which smooth the current pulses produced by switching current into and out of inductor 120. Optionally, a line reactor 132 can be added to the input to isolate the voltage ripple on input capacitor filter 131 from the utility and other equipment that can be attached to the utility lines. Similarly, another line reactor, not shown, can be used on the output if required by the application.

[00061] For illustration purposes, assume that power is to be transferred in a full cycle of the inductor/capacitor from the first to the second port, as is illustrated in Figure 3S. Also assume that, at the instant the power cycle begins, phases Aj and Bj have the highest line to line voltage of the first (input) port, link inductor 120 has no current, and link capacitor 121 is charged to the same voltage as exists between phase Aj and Bj. The controller FPGA 1500, shown in Figure 3T, now turns on switches S_lu and S₂i, whereupon current begins to flow from phases Aj and Bj into link inductor 120, shown as Mode 1 of Figure 31.

[00062] Figure 3S shows the inductor current and voltage during the power cycle of Figures 3I-3R, with the Conduction Mode sequence 1300 corresponding to the Conduction Modes of Figures 3I-3R. The voltage on the link reactance remains almost constant during each mode interval, varying only by the small amount the phase voltage changes during that interval. After an appropriate current level has been reached, as determined by controller 1500 to achieve the desired level of power transfer and current distribution among the input phases, switch S₂i is turned off.

[00063] Current now circulates, as shown in Figure 3J, between link inductor 120 and link capacitor 121, which is included in the circuit to slow the rate of voltage change, which in turn greatly reduces the energy dissipated in each switch as it turns off. In very high frequency embodiments of the present inventions, the capacitor 121 can consist solely of the parasitic capacitance of the inductor and/or other circuit elements. (Note that a similar process is shown in Figure 30.)

[00064] To continue with the cycle, as shown as Mode 2 in Figure 3K and Figure 3S, switch S31 is next enabled, along with the previously enabled switch S_lu. As soon as the link reactance voltage drops to just less than the voltage across phases Aj and Q, which are assumed for this example to be at a lower line-to-line voltage than phases Aj and Bj, switches S_lu and S31 become forward biased and start to further increase the current flow into the link inductor, and the current into link capacitor temporarily stops.

[00065] The two "on" switches, S_lu and S₃ are turned off when the desired peak link inductor current is reached, said peak link inductor current determining the maximum energy per cycle that can be transferred to the output. The link inductor and link capacitor then again exchange current, as shown if Figure 3J, with the result that the voltage on the link reactance changes sign, as shown in graph 1301, between modes 2 and 3 of Figure 3S. Now as shown in Figure 3L, output switches S_5u and S₆i are enabled, and start conducting inductor current into the motor phases A₀ and B₀, which are assumed in this example to have the lowest line-to-line voltages at the present instance on the motor.

[00066] After a portion of the inductor's energy has been transferred to the load, as determined by the controller, switch S_5u is turned off, and S_4u is enabled, causing current to flow again into the link capacitor. This increases the link inductor voltage until it becomes slightly greater than the line-to-line voltage of phases A₀ and C₀, which are assumed in this example to have the highest line-to-line voltages on the motor. As shown in Figure 3M, most of the remaining link inductor energy is then transferred to this phase pair (into the motor), bringing the link inductor current down to a low level.

[00067] Switches S_4u and S₆i are then turned off, causing the link inductor current again to be shunted into the link capacitor, raising the link reactance voltage to the slightly higher input line-to-line voltage on phases Aj and Bj. Any excess link inductor energy is returned to the input. The link inductor current then reverses, and the above described link reactance current/voltage half-cycle repeats, but with switches that are compeimentary to the first half-cycle, as is shown in Figures 3N-3R, and in Conduction Mode sequence 1300, and graphs 1301 and 1302. Figure 30 shows the link reactance current exchange during the inductor's negative current half-cycle, between conduction modes. [00068] Note that TWO power cycles occur during each link reactance cycle: with reference to Figures 3I-3R, power is pumped IN during modes 1 and 2, extracted OUT during modes 3 and 4, ΓΝ again during modes 5 and 6 (corresponding to e.g. Figure 3P), and OUT again during modes 7 (as in e.g. Figure 3Q) and 8. The use of multi-leg drive produces eight modes rather than four, but even if polyphase input and/or output is not used, the presence of TWO successive in and out cycles during one cycle of the inductor current is notable.

[00069] As shown in Figures 3I-3S, Conduction Mode sequence 1300, and in graphs 1301 and 1302, the link reactance continues to alternate between being connected to appropriate phase pairs and not connected at all, with current and power transfer occurring while connected, and voltage ramping between phases while disconnected (as occurs between the closely spaced dashed vertical lines of which 1303 in Figure 3S is one example.

[00070] In general, when the controller 1500 deems it necessary, each switch is enabled, as is known in the art, by raising the voltage of the gate 204 on switch 200 above the corresponding terminal 205, as an example. Furthermore, each switch is enabled (in a preferred two gate version of the switch) while the portion of the switch that is being enabled is zero or reverse biased, such that the switch does not start conduction until the changing link reactance voltage causes the switch to become forward biased. Single gate AC switches can be used, as with a one-way switch embedded in a four diode bridge rectifier, but achieving zero-voltage turn on is difficult, and conduction losses are higher.

[00071] In Figure 3T, current through the inductor is sensed by sensor 1510, and the FPGA 1500 integrates current flows to determine the current flowing in each phase (line) of the input and output ports. Phase voltage sensing circuits 1511 and 1512 allow the FPGA 1500 to control which switches to enable next, and when.

[00072] Figures 3I-3R shows current being drawn and delivered to both pairs of input and output phases, resulting in 4 modes for each direction of link inductor current during a power cycle, for a total of 8 conduction modes since there are two power cycles per link reactance cycle in the preferred embodiment. This distinction is not dependent on the topology, as a three phase converter can be operated in either 2 modes or 4 conduction modes per power cycle, but the preferred method of operation is with 4 conduction modes per power cycle, as that minimizes input and output harmonics.

[00073] For single phase AC or DC, it is preferred to have only two conduction modes per power cycle, or four modes per link reactance cycle, as there is only one input and output pair in that case. For mixed situations, as in the embodiment of Figure 3X which converts between DC or single phase AC and three phase AC, there can be 1 conduction mode for the DC interface, and 2 for the three phase AC, for 3 conduction modes per power cycle, or 6 modes per link reactance cycle. In any case, however, the two conduction modes per power half-cycle for three phase operation together give a similar power transfer effect as the singe conduction mode for single phase AC or DC.

[00074] Another sample embodiment of the present inventions is shown in Figure 3U, which shows a single phase AC or DC to single phase AC or DC converter. Either or both input and output can be AC or DC, with no restrictions on the relative voltages. If a port is DC and can only have power flow either into or out of said port, the switches applied to said port can be uni-directional. An example of this is shown with the photovoltaic array of Figure 3W, which can only source power.

[00075] Figure 3V shows a sample implementation of a Flyback Converter. The circuit of Figure 3U has been modified, in that the link inductor is replaced with a transformer 2200 that has a magnetizing inductance that functions as the link inductor. Any embodiment of the present inventions can use such a transformer, which can be useful to provide full electrical isolation between ports, and/or to provide voltage and current translation between ports, as is advantageous, for example, when a first port is a low voltage DC battery bank, and a second port is 120 volts AC, or when the converter is used as an active transformer.

[00076] In the embodiments of the present inventions shown in Figures 3W and 3X, the number of ports attached to the link reactance is more than two, simply by using more switches to connect in additional ports to the inductor. As applied in the solar power system of Figure 3W, this allows a single converter to direct power flow as needed between the ports, regardless of their polarity or magnitude.

[00077] Thus, in one sample embodiment, the solar photovoltaic array can be at full power, e.g. 400 volts output, and delivering 50% of its power to the battery bank at e.g. 320 volts, and 50% to the house AC at e.g. 230 VAC. Prior art requires at least two converters to handle this situation, such as a DC-DC converter to transfer power from the solar PV array to the batteries, and a separate DC-AC converter (inverter) to transfer power from the battery bank to the house, with consequential higher cost and electrical losses. The switches shown attached to the photovoltaic power source need be only one-way since the source is DC and power can only flow out of the source, not in and out as with the battery. [00078] In the sample power converter of Figure 3X, as can be used for a hybrid electric vehicle, a first port is the vehicle's battery bank, a second port is a variable voltage, variable speed generator run by the vehicle's engine, and a third port is a motor for driving the wheels of the vehicle. A fourth port, not shown, can be external single phase 230 VAC to charge the battery. Using this single converter, power can be exchanged in any direction among the various ports. For example, the motor/generator can be at full output power, with 50% of its power going to the battery, and 50% going to the wheel motor. Then the driver can depress the accelerator, at which time all of the generator power can be instantly applied to the wheel motor. Conversely, if the vehicle is braking, the full wheel motor power can be injected into the battery bank, with all of these modes using a single converter.

[00079] Figures 3Y and 3Z show half-bridge converter embodiments of the present inventions for single phase/DC and three phase AC applications, respectively. The half-bridge embodiment requires only 50%) as many switches, but results in 50% of the power transfer capability, and gives a ripple current in the input and output filters which is about double that of the full bridge implementation for a given power level.

[00080] Figure 3AA shows a sample embodiment as a single phase to three phase synchronous motor drive, as can be used for driving a household air-conditioner compressor at variable speed, with unity power factor and low harmonics input. Delivered power is pulsating at twice the input power frequency.

[00081] Figure 3BB shows a sample embodiment with dual, parallel power modules, with each module constructed as per the converter of Figure 3H, excluding the I/O filtering. This arrangement can be advantageously used whenever the converter drive requirements exceed that obtainable from a singe power module and/or when redundancy is desired for reliability reasons and/or to reduce I/O filter size, so as to reduce costs, losses, and to increase available bandwidth.

[00082] The power modules are best operated in a manner similar to multi-phase DC power supplies such that the link reactance frequencies are identical and the current pulses drawn and supplied to the input/output filters from each module are uniformly spaced in time. This provides for a more uniform current draw and supply, which can greatly reduce the per unit filtering requirement for the converter. For example, going from one to two power modules, operated with a phase difference of 90 degrees referenced to each of the modules inductor/capacitor, produces a similar RMS current in the I/O filter capacitors, while doubling the ripple frequency on those capacitors. This allows the same I/O filter capacitors to be used, but for twice the total power, so the per unit I/O filter capacitance is reduced by a factor of 2. More importantly, since the ripple voltage is reduced by a factor of 2, and the frequency doubled, the input line reactance requirement is reduced by 4, allowing the total line reactor mass to drop by 2, thereby reducing per unit line reactance requirement by a factor of 4.

[00083] Figure 3CC shows a sample embodiment as a three phase Power Line Conditioner, in which role it can act as an Active Filter and/or supply or absorb reactive power to control the power factor on the utility lines. If a battery, with series inductor to smooth current flow, is placed in parallel with the output capacitor 2901, the converter can then operate as an Uninterruptible Power Supply (UPS).

[00084] Figure 3A shows an example of a circuit implementing this architecture. In this example, one port is used for connection to the AC grid (or other three-phase power connection). The other is connected to a motor, to provide a variable-frequency drive.

[00085] In Figure 3A, an LC link reactance is connected to two DC ports having two lines each, and to a three-phase AC port. Each line connects to a pair of bidirectional switches, such that one bidirectional switch connects the respective line to a rail at one side of the link reactance and the other bidirectional switch connects the line to a rail at the other side of the link reactance.

[00086] In one sample embodiment, voltage and current across a link reactance can be seen in, e.g., Figure 3B. Link voltage waveform 1301 and link current waveform 1302 correspond to an arbitrary set of inputs and outputs. After a conduction interval begins and the relevant switches are activated, voltage 1301 on the link reactance remains almost constant during each mode interval, e.g. during each of modes 1-8. After an appropriate current level has been reached for the present conduction mode, as determined by the controller, the appropriate switches are turned off. This can correspond to, e.g., conduction gap 1303. The appropriate current level can be, e.g., one that can achieve the desired level of power transfer and current distribution among the input phases.

[00087] Current can now circulate between the link inductor and the link capacitor, which is included in the circuit to slow the rate of voltage change. This in turn greatly reduces the energy dissipated in each switch as it turns off. After the link voltage reaches appropriate levels for the next set of lines, the appropriate switches are enabled, and energy transfer between the port and the link continues with the next line pair.

[00088] A power converter according to some embodiments of this architecture can be controlled by, e.g., a Modbus serial interface, which can read and write to a set of registers in a field programmable gate array (FPGA). These registers can define, e.g., whether a port is presently an input, an output, or disabled. Power levels and operation modes can also be determined by these registers.

[00089] In some embodiments, a DC port preferably has one line pair, where each line pair is e.g. a pair of lines that can transfer energy to or from the link reactance through semiconductor switches. A three-phase AC port will always have three lines, and will often have a fourth (neutral), but only two are preferably used for any given power cycle (of the inductor).

[00090] Given three lines, there are three possible two-line combinations. For example, given lines A, B, and C, the line pairs will be A- B, B-C, and A-C.

[00091] Register values for each port can be used to determine the amount of charge, and then the amount of energy, to be transferred to or from each port during each conduction period. An interface then controls each port's switches appropriately to transfer the required charge between the link and the enabled ports.

[00092] A separate set of working registers can be used in some embodiments to control converter operations. Any value requiring a ramped rate of change can apply the rate of change to the working registers.

[00093] The mode set for a port during a given power cycle can determine what factor will drive the port's power level. This can be, for example, power, current, conductance, or net power. In "net power" mode, the port's power level can be set by, e.g., the sum of other port's power settings. The mode of at least one port will most preferably be set to net power in order to source or sink the power set by the other ports. If two ports are set as net power, the two ports will share the available power. [00094] A main control state machine and its associated processes can control the transfer of power and charge between ports, as seen in Figure 3C. The state machine can be controlled in turn by the contents of registers. The state machine transfers the amount of energy set by the interface from designated input ports to the link reactance, and then transfers the appropriate amount of energy from the link to designated output ports.

[00095] The Reset/Initialize state occurs upon a power reset, when converter firmware will perform self-tests to verify that the converter is functioning correctly and then prepare to start the converter. If no faults are found, the state machine proceeds to the Wait Restart state.

[00096] The Wait_Restart state can be used to delay the start of the converter upon power up or the restart of the converter when certain faults occur. If a fault occurs, a bleed resistor is preferably engaged. Certain faults, once cleared, will preferably have a delay before restarting normal converter operation. The next state will be Startup.

[00097] When the Startup state begins, there is no energy in the link. This state will put enough energy into the link to resonate the link to the operational voltage levels, which are preferably greater than the highest voltage of any input line pair.

[00098] When starting from an AC port, the firmware will wait until a zero voltage crossing occurs on a line pair of the AC port. The firmware will then wait until the voltage increases to about 40 volts, then turn on the switches of the line pair for a short duration. This will put energy into the link and start the link resonating. The peak resonant voltage must be greater than the AC line pair for the next cycle. After the first energy transfer, more small energy transfers can be made to the link as the link voltage passes through the line pair voltage, increasing the link's resonant voltage until the link's peak voltage is equal to or greater than the first input line pair voltage. At this point, a normal power cycle is ready to start and the state will change to Power Cycle Start upon detection of a zero current crossing in the link.

[00099] In the Power Cycle Start state, the amount of charge and energy that will be transferred to or from the link and each port is determined at the start of a power cycle. This state begins on a link zero current crossing detection, so the link current will be zero at the start of the state. The link voltage will preferably be equal or greater than the highest input voltage.

[000100] The input and output line pairs that are not disabled is preferably sorted by their differential voltages from the highest voltage to the lowest voltage, where outputs are defined as having a negative voltage with respect to the start of the current power cycle. If the power factor of the AC port is not unity, one of the two line pairs of the AC port will switch between input and output for a portion of a 60 Hz waveform.

[000101] If a DC port's mode is set to have constant current or constant power, the constant current or power levels are converted to equivalent conductance values and used to adjust the relevant port's settings appropriately. If the port's mode is set to net power, the port will transfer the sum of all the energy of all other ports not in net power mode.

[000102] MPPT (Maximum Power Point Tracking) mode preferably constantly adjusts the charge put into the Link from a photovoltaic array to maximize transferred energy. There will typically be a maximum current draw after which voltage begins to decrease, where the particular maximal current depends on the photovoltaic array's output characteristics. This maximal current corresponds to maximum power, beyond which point energy transfer will decline. To determine this maximal point, energy transfer can be monitored while conductance is adjusted until a local maximum is found. There can be some variations in the amount of energy delivered, but this will tend to maximize energy transfer.

[000103] The charge Q to be transferred to the link can be found as, e.g., the product of conductance G, voltage V, and link power cycle period T (i.e. Q=G*V*T). The energy E to be transferred is then simply the product of the voltage times the charge (E=V*Q=G*V *T).

[000104] Since other port operation modes prescribe the energy to be transferred to or from the link, at least one port is most preferably in "net power" mode. This assures that at least one port is most preferably thus dependent on the energy in the link, rather than prescribing the same, so that the amount of energy put into the link equals the amount of energy taken out of the link.

[000105] The amount of energy that is put into the link by other modes is summed together to determine the energy transfer to or from ports operating in net power mode. A small amount of energy can in some cases be subtracted from this sum if extra energy is to be added to the link this cycle. If multiple ports are operating in net power mode, the available energy is preferably split between the two ports according to, e.g., the Modbus registers. The amount of charge to be transferred is preferably determined by the relationship charge = energy / voltage.

[000106] For an AC port, the phase angle between the voltage and current on the AC port can be varied, based on e.g. power factor settings. An AC port can also source reactive current for AC port filter capacitors to prevent the filter capacitors from causing a phase shift. [000107] Three-phase charge calculations for a three-phase AC port can, in some embodiments, proceed as follows. Zero crossing of the AC voltage waveform for a first phase is detected when the voltage changes from a negative to positive. This can be defined as zero degrees, and a phase angle timer is reset by this zero crossing. The phase angle timer is preferably scaled by the measured period of the AC voltage to derive the instantaneous phase angle between the voltage of this first phase and the zero crossing. The instantaneous phase angle can then be used to read the appropriate sinusoidal scalar from a sinusoidal table for the first phase. The instantaneous phase angle can then be adjusted appropriately to determine the sinusoidal scalars for the second and third phases.

[000108] The instantaneous phase angle of the first phase can be decremented by e.g. 90° to read a reactive sinusoidal scalar for the first phase, and then adjusted again to determine reactive sinusoidal scalars for the other two phases.

[000109] The required RMS line current of the port can then be determined, but can differ dependent on, e.g., whether the port is in net power mode is controlled by conductance. In conductance mode, RMS line current can be found by, e.g., multiplying the conductance for the AC port by its RMS voltage.

[000110] In net power mode, RMS line current can be found e.g. as follows. The energy transferred to the link by all ports not in net power mode is first summed to determine the net power energy available. The small amount of energy defined by the link energy management algorithm can be subtracted from the available energy if relevant. The net energy available is multiplied by the percentage of total power to be allocated to the present port, which is 100% if only one port is in net power mode: Power=∑ Energy* port %.

[000111] Line RMS current can then be found by dividing the energy for the AC port by the RMS voltage of the port, the link power cycle period, and square root of 3 : line current^ = Power / (timeii_{nk c}y_{cle *} voltage_{ms *} V3).

[000112] The instantaneous in-phase current can then be calculated, and will again differ based on the operational mode of the port. In a conductance mode, the three line-to-line instantaneous voltages can be multiplied by the port conductance to determine the instantaneous current of each phase.

[000113] In net power mode, the sinusoidal scalar for each phase can be multiplied by the RMS line current to determine the instantaneous current of each phase. Alternately, voltages from an analog/digital converter can be used to find the instantaneous currents directly: Instantaneous Current = energy* V_a/d/(3*period*Vrms²). The charge can then be found as Q = energy * V_a/d/(3*Vr_ms ²).

[000114] RMS line reactive current can then be found e.g. from power factor as follows:

Power Factor = Power / (Power+reactive power)

reactive power = (Power/power factor) - Power

reactive poweri_{ine t0} i_ine = Power/(3*power factor)-Power/3

rms reactive currenti_ine= reactive poweri_{ine t0} i_ine/ rms voltageii_{ne t0} line-

[000115] Filter capacitive current can then be calculated from the filter capacitance values, line to line voltage, and frequency. Capacitive compensation current can then be added to the RMS line reactive current to determine the total RMS line reactive current. Total RMS reactive current can then be multiplied by the reactive sinusoidal scalar to derive the instantaneous reactive current for each phase.

[000116] The instantaneous current and the instantaneous current for each phase can then be added together and multiplied by the period of the link power cycle to determine the amount of charge to be transferred for each phase.

[000117] The energy to transfer to or from the link can be found by multiplying the charge value of each phase by the instantaneous voltage and summing the energy of the three phases together.

[000118] The phase with the largest charge will be dominant phase for this cycle, and the two line pairs for the AC port will be between the dominant phase and each of the other two phases. The amount of charge to be transferred for each line pair is preferably the amount of charge calculated for the non-dominant line of the pair. The next state will be the Charge Transfer state.

[000119] In the Charge Transfer state, a first line pair is selected and the respective switches turned on. Even though the switches are on, no conduction will occur until the voltage of the link drops below that of an input line pair, or rises above the voltage of an output line pair where appropriate. If one end of the link inductor reaches the voltage of one line of the line pair, that end of the link inductor is indirectly anchored to the respective line. The link inductor will subsequently not change in voltage until the respective switch is turned off.

[000120] The voltage of the line pair is then compared to the integrated link voltage. It is generally assumed that current will begin to flow through the switches once the integrated link voltage reaches the voltage of the line pair, minus a switch voltage drop. This switch voltage drop is assumed to be on the order of e.g. 8 V for a pair of switches.

[000121] The amount of charge flowing into or out of the link is monitored. The charge can be found as Q =∑ΙΔί, or the sum of the current times the time interval.

[000122] The link current is typically approximately zero at the start of a power cycle. The link current increases through the end of the last input, then decreases until reaching zero at the beginning of the next power cycle. The link current can be found as I

or the sum of the instantaneous voltage times the time interval divided by the inductance.

[000123] When the transferred charge is determined to have met the calculated amount for the given line pair, the state machine can progress to the next state. The next state can be Common Mode Management, or can be Idle. If the next state is Idle, all switches are turned off. In some sample embodiments, the state machine will only progress to the Common Mode Management state after the final output line pair.

[000124] The Common Mode Management state controls the common mode voltage of the link, as well as the energy left in the link following the prior state. To control the common mode voltage, one of the switches for the prior line pair is turned off, while the other switch is controlled by the Common Mode Management state. By having one switch on, the adjacent end of the link can be anchored at the respective line voltage. The voltage at the opposite end of the link can then increase until the current through the inductor drops to zero. The remaining switch can then be turned off. When a zero crossing is detected in the link current, the state machine will progress to the Idle state. [000125] Two types of anchoring can be used in Common Mode Management. Direct anchoring occurs when one switch of a line pair is closed (turned on), which fixes the voltage of the nearest end of the link to the respective line voltage. While this switch is turned on, any change to the link's differential voltage will occur on the other end of the link, which will in turn change the link's common mode voltage.

[000126] Indirect anchoring occurs when both of a line pair's switches are turned on prior to a charge transfer. When the voltage of one end of the link is one switch-voltage-drop below the corresponding line voltage, the respective end of the link is anchored to that voltage. The voltage of the other end of the link will continue to change until the voltage across the link is equal to two switch-voltage-drops below the line pair voltage. At this point, charge transfer between the link and the line pair begins.

[000127] The Common Mode Management state also controls the energy left in the link after output charge transfer is completed, or after ramp-up. After the last output charge transfer, enough energy will most preferably remain in the link to have completed the last output charge transfer, and to cause the link voltages first to span, and then to decrease to just below, the voltages of the first input line pair. This can permit zero- voltage switching of the input switches. Zero-voltage switching, in turn, can reduce switching losses and switch overstressing. The voltages across the switches when conduction begins can preferably be e.g. 4 V, but is most preferably no more than 20 V. If insufficient energy remains in the link to permit zero-voltage switching, a small amount of power can be transferred from one or more ports in net power mode to the link during the subsequent power cycle. [000128] Figure 3D shows a sample embodiment in which the voltages of the last output span the voltages of the first input. It can be seen that the link-energy requirements have been met, though small amounts of energy can occasionally be needed to account for link losses.

[000129] Figure 3E shows another sample embodiment in which the voltages of the last output are spanned by the voltages of the first input. Enough energy must be maintained in the link to resonate the link voltages to above the voltages of the first input. Additional energy can sometimes be needed to account for small link losses, but the link-energy requirements can be met fairly easily.

[000130] Figure 3F shows a third sample embodiment, in which the voltages of the last output neither span nor are spanned by the voltages of the first input. Since the last output voltages do not span the first input voltages, the link voltage will need to be increased. Enough energy in the link needs to be maintained in the link to resonate the link voltages above the voltages of the first input pair before the link current crosses zero. This can in some sample embodiments require small amounts of additional energy to fulfill this requirement.

[000131] In each of the sample embodiments of Figures 3D-3F, the common mode voltage of the link will preferably be forced toward the common mode voltage of the first input. The switch of the last output furthest in voltage from the common mode voltage will preferably be turned off first. The link will thus first anchor to the end with a voltage closest to that desired while the other end changes. The other switch is preferably turned off either once the common mode voltage of the first input is turned off or else a zero-crossing is detected in the link current. [000132] The Idle State most preferably ensures that all link switches remain for a period of time immediately after a switch is turned off. As switches do not turn off instantaneously, this can be used to minimize cross-conduction between lines, which can occur when one switch is turned on before another has time to completely turn off. In some sample embodiments in which the switches comprise e.g. IGBTs, the time between nominal and actual turn-off of the switches can be significant. After the requisite time has elapsed, the state machine can advance to the next state. If the prior state was the last line pair, the next state is preferably the Power Cycle Start state, and is otherwise preferably the Charge Transfer state.

[000133] In one sample embodiment, the bidirectional switches can comprise, e.g., two series IGBTs and two parallel diodes, as in Figure 3G. In an embodiment like that of Figure 3G, a bidirectional switch can have two control signals, each controlling one direction of current flow. Other bidirectional switches are also possible.

[000134] Switch control signals are most preferably monitored to prevent combinations of switches being turned which can lead to catastrophic failures of the converter. Only switches corresponding to a single line pair will preferably be enabled at a time. As relatively few possible switch combinations will prevent catastrophic failure, monitoring can look for the few permissible combinations to allow instead of looking for the many combinations to forbid.

[000135] Switch control signals can preferably also be monitored to avoid turning new switches on too quickly after another switch has been turned off. The switches take a finite time to turn off, and turning on another switch too quickly can cause damaging cross-conduction. [000136] Voltage across each switch is also preferably monitored before it is turned on to avoid damaging overvoltage.

[000137] Zero-crossings in the link current are preferably detected e.g. using a toroid installed on a link cable. Instead of directly measuring link current, it can be calculated by integrating the voltage across the link and scaling the result. This calculated current can preferably be reset every time a zero-crossing is detected, to prevent long-term accumulation of error. Zero-crossings, when detected, can also be used to set the link polarity flag, as the voltage across the link reverses when the direction of current flow changes.

[000138] In some sample embodiments, power converter voltages can be measured with high-speed serial analog-to-digital (A/D) converters. In one sample embodiment, these converters can have e.g. a 3 MSPS (mega- samples per second) conversion rate. In one sample embodiment, the converters can take e.g. 14 clocks to start a conversion and clock in the serial data, leading to e.g. a data latency of 0.3 8. One sample embodiment can use e.g. 22 such A/D converters.

[000139] Islanding occurs when a converter continues to output power when the AC power grid goes down. This can be extremely dangerous, especially for line crews attempting to fix the AC power grid. Islanding conditions are most preferably detected and used to trigger a shutdown of the converter's AC output.

[000140] Preferably ground fault detection is used on the DC inputs. When DC contactors are closed, the voltage drop between the common connection of a port's connectors and the DC port's ground connection will preferably be measured. If this voltage is over a certain limit, either too much ground current is present or else the port's ground fuse is blown. Both of these situations will generate a fault.

[000141] A fault will preferably be generated if toroids on input cables detect surges.

[000142] Each DC port will preferably have a pair of contactors connecting positive and negative power sources to an input ground connection. Configuration information is preferably read from the registers and used to open or close the contactors as needed. Before contactors are closed, DC filter capacitors are preferably pre-charged to the voltage on the line side of the contactors in order to prevent high-current surges across the contacts of the contactors.

[000143] An LCD or other type of screen is preferably provided as an interface to a power converter.

[000144] The temperature of a heat sink is preferably monitored and used to direct fans. Tachometers on the fans can preferably be monitored, and the information used to shut down fan control lines if a fan fails. As these temperature sensors can occasionally give incorrect information, in some sample embodiments e.g. two preceding readings can be compared against the current temperature reading, and e.g. the median value can be chosen as the current valid temperature.

[000145] In some sample embodiments, a processor can be used to control a power converter. This can be e.g. a NIOS processor which is instantiated in the field-programmable gate array.

[000146] In some sample embodiments, an interface to e.g. a 1GB flash RAM can be used. In one sample embodiment, a flash RAM can have e.g. a 16-bit-wide bus and e.g. a 25-bit address bus. In some sample embodiments, an active serial memory interface can permit reading from, writing to, or erasing data from a serial configuration flash memory.

[000147] In some sample embodiments, a field-programmable gate array can be connected to e.g. a 1MB serial nvSRAM with real time clock.

[000148] In some sample embodiments, dual row headers on a pc board can be used e.g. for testing and debugging purposes.

[000149] In some sample embodiments, LEDs or other indicators can be present on a control board. These indicators can be used e.g. for diagnostic purposes.

[000150] To minimize risks of condensation or other types of moisture damaging electronics, a power converter can preferably be kept in a sealed compartment. Some air flow is often necessary, however, due to e.g. temperature changes over time. Any air flowing into or out of the converter most preferably passes through one or more dehumidifiers. If left alone, the dehumidifiers eventually saturate and become useless or worse. Instead, heating elements can preferably be included with dehumidifiers to drive out accumulated moisture. When air flows into the otherwise-sealed compartment, dehumidifiers can remove moisture. When air flows out of the compartment, the heating elements can activate, so that ejected moisture is carried away with the outflowing air instead of continuing into the converter.

[000151] Figures 3DD and 3EE show two sample embodiments of bi-directional multi-port power conversion systems. In this sample embodiment, first input port 102 can include a power generator 202 connected to wind turbines 204, second input port 104 can include DC port for energy storage, and output port 108 can include an AC power grid.

[000152] According to one sample embodiment, generator 202 connected to wind turbines 204 can produce asynchronous AC, this asynchronous AC from generator 202 can be transformed to synchronous AC by power conversion module 106, and subsequently stored in second input port 104.

[000153] Figure 1 illustrates the general topology of an inverter 100 for AC to DC conversion. The circuit can include link 102, which can further include link inductor 104 and link capacitor 106. The circuit can also contain a set of switches 108 used to open and close connections from DC+ input 110 and DC- input 112 rails to link 102, and another set of switches to open and close connections from link 102 to DC+ output 122 and DC- output 124.

[000154] Inverter 100 can also include voltage and/or current sensors 114 on the input, link 102 and output to sense voltages and/or current in the different phases of inverter 100. Sensors 114 can provide information about input, link 102 and output voltage and/or current. Subsequently, this data can be sent to A/D converter 116, converting analog information into digital information for FPGA controller 118 to analyze. Then, through calculations, waveform look-up tables and control algorithms embedded in FPGA controller 118, can select suitable switches 108 to turn on, suitable timing, and suitable amounts of current to allocate in each phase according to the power needs of output voltage. Additionally, a user interface 120 can be connected to FPGA controller 118, which allows a user to monitor voltage and/or current waveforms and to input data necessary for control of inverter 100.

[000155] Figure 2 depicts a waveform representation 200 of link voltage 202 and link current 204 behavior over time. Herein are shown one positive power cycle, above ground line 206, and one negative power cycle, below ground line 206. As link voltage 202 reaches maximum, link current 204 increases, and when link current 204 passes through ground line 206, link voltage 202 can begin to resonate down causing link current 204 to decrease.

[000156] Over link voltage 202, conduction interval 208 can represent alternating output (O) and input (I). Each conduction interval 208 can refer to the period of time when link voltage 202 is constant and equal to the difference between link inductor 104 and link capacitor 106. Conduction interval 208 can be formed when switches 108 can be enabled in order to handle one side of link 102 and prevent link voltage 202 to go up or down, herein referred as anchoring.

[000157] Figure 4 shows a representation of voltages in three phase AC 300, which includes input port 302 and bipolar output port 304 for AC to DC transition. Input port 302 can include secondary voltage A 306, primary voltage B 308 and voltage C 310. Output port 304 can further include DC+ output 122 and DC- output 124. Also represented in Fig 3 is ground line 206. High line to line 312 phase can be given between voltage A 306 and voltage C 310, while low line to line 314 phase can be given between voltage B 308 and voltage C 310.

[000158] Link voltage 202 (not shown) can need to connect input port 302 with output port 304 for a period of time. To achieve this connection, first, a complete conduction interval 208 in low line to line 314 can be needed before performing conduction interval 208 in high line to line 312. Then, after completing conduction interval 208 in high line to line 312, the connection between input port 302 and output port 304 can be possible.

[000159] In order to connect high line to line 312 to output port 304, switches 108 can be selectively turned off to anchor voltages. The selection can be determined by turning off DC+ output 122 if magnitude is less than voltage A 306, and turning off DC- output 124 rail if magnitude is less than voltage C 310. In Fig 3, switches 108 from voltage A 306 can be turned off. If both switches 108 from voltage A 306 and voltage C 310 were left turned off, then output port 304 can have enveloped input ports 302 but can continue to discharge.

[000160] Figure 5 depicts case A 400 of common mode management, where no anchoring can be needed due to the fact that output voltage can completely encompass input voltage. Thus, at input period 402, link voltage 202 can be larger on link inductor 104 and link capacitor 106 ends than during output period 404. Section 406 shows resonant period 408, where change in link voltage 202 can occur when transitioning between output period 404 and input period 402. Therefore, when output period 404 can be completed, link voltage 202 can resonate out during resonant period 408, converting any remaining current energy in link 102 into voltage energy across link capacitor 106. In addition, as voltage expands, voltage can be in position to perform the next input period 402; hence, no anchoring can be needed.

[000161] Also shown in Figure 5 is link current 204 behavior, which, as link voltage 202 can increase, link current 204 can also increases. In addition, when link current 204 can cross ground line 206, link voltage 202 can begin to resonate in opposite direction.

[000162] Figure 6 depicts case B 500 of common mode management, where no anchoring can be needed but efficiency can be improved by adding anchoring. In case B 500, input voltage can completely encompass output voltage. Section 502 depicts resonant period 408 between input period 402 and output period 404. When performing resonant period 408, link inductor 104 can resonate down causing differential link voltage 202 to also resonate down to the next output period 404. However, anchoring can be applied in link capacitor 106 to prevent voltage going further down, which can help to maintain symmetry around ground line 206 and avoid common mode shift in link 102 that can cause subsequent anchoring more difficult.

[000163] Figure 7 depicts case C 600 of common mode management, where anchoring can be needed, explicitly and implicitly. In case C 600, link inductor 104 and link capacitor 106 can be required to move in the same direction since output voltage can have not been encompassed by input period 402, neither input voltage encompassed by output period 404. Therefore, managing through common mode shift in both sides of link 102 can be required.

[000164] If one side of link 102 can be anchored and not the other side, both sides of link 102 can start to move in the same direction. Thus, in case C 600, by anchoring link capacitor 106 and not link inductor 104 at section 602, link inductor 104 can resonate up, and after resonant period 408, shifting up of link inductor 104 and link capacitor 106 would be achieved. Here, link capacitor 106 can be anchored implicitly per soft switching, which can prevent link capacitor 106 to go lower.

[000165] Figure 8 depicts a flowchart of the method of common mode management. The process can start cycle 702 by sensing 704 link voltage 202 through sensors 114. Following the process, determining relationship 706 between input port 302 and output port 304 can be required in order to know where and when to perform the transition. Then, timing calculation 708 of anchoring is performed. Subsequently, enabling or disabling 710 of switches 108 for anchoring 712 of link 102 is performed. Following the process, resonating 714 can start for a period of time, where expansion, contraction or shifting in the same direction of voltage can be performed. Finally, the process continues to cycle.

I. EXAMPLES

[000166] In Example #1 the output port 304 can be unipolar; thereby, ground line 206 can be DC- output 124. The same process described in Fig 7 to determine transition between input port 302 and output port 304 can be applied in unipolar configuration.

[000167] In Example #2 an embodiment of a multi-port power converter is depicted. Accordingly, the present embodiment can be utilized in a solar power system, allowing power flow to different portals. In this case, same principles for managing link common mode voltage can be applied.

[000168] In Example #3 DC to AC transition can be needed. In this case, some modifications can have to be applied since high line to line 312 can envelop DC. Thus, energy can be reserved to resonate, and switches 108 can be enabled in recycle mode, which can anchor link voltage 202 levels until link current 204 reaches zero. However, the same principles for managing link common mode voltage offset can still be applied.

[000169] In some but not necessarily all embodiments, there is provided: A method of operating a power-packet-switching converter, comprising the actions of: a) connecting first and second lines of a first port, through first and second respective phase legs, to drive an inductor, and thereby increase the amount of energy stored in the inductor; b) isolating the inductor, so that the inductor drives current into a capacitance which is paralleled with the inductor, to thereby change the voltage on the capacitor and on the inductor; c) connecting first and second lines of a second port, through first and second respective phase legs each comprising bidirectional switching devices, to draw power from the inductor, under zero-voltage- switching conditions; d) turning off said first but not said second phase leg of said second port, to fix the voltage of one terminal of the inductor, while the inductor changes the voltage differential across the capacitor; e) turning off the second phase leg of said second port, while the inductor continues to change the voltage differential across the capacitor; f) coupling power from the inductor, through one of said first and second phase legs of said second port, in combination with another phase leg, under zero-voltage-switching conditions; and repeating steps a)-f) with reversed current direction.

[000170] In some but not necessarily all embodiments, there is provided: A method of operating a power-packet-switching converter, comprising the actions of: a) connecting first and second lines of a first port, through first and second respective phase legs each comprising two bidirectional switching devices, to drive an inductor and increase the amount of energy stored therein; b) turning off said first phase leg but not said second phase leg, to fix the voltage of one terminal of the inductor, while said inductor drives current into a capacitor, which is connected in parallel with the inductor, to thereby change the voltage differential across the inductor; c) turning off said second phase leg, while allowing said voltage differential to continue changing; d) once the voltage differential stops changing, connecting third and fourth lines of a second port, through third and fourth respective phase legs each comprising two bidirectional switching devices, to thereby transfer polyphase power out to said second port.

[000171] In some but not necessarily all embodiments, there is provided: A method of operating a power-packet-switching converter, comprising the actions of repeatedly: A) driving power into an inductor which is shunted by a capacitor; B) isolating the inductor, to slew the voltage thereof; C) connecting the inductor to extract power therefrom; and then D) performing step B) again; wherein, under at least some circumstances, said step B) is performed by substeps of i) connecting only one terminal of the inductor to an external line to shift the common mode voltage of the inductor, and also ii) completely isolating the inductor and the capacitor together from external connections to change the differential voltage.

[000172] In some but not necessarily all embodiments, there is provided: A method of operating a power converter, comprising the actions of: connecting at least two phase legs to drive first and second rails in a first direction; wherein a parallel inductor plus capacitor combination is connected across said rails; repeatedly connecting said inductor plus capacitor combination to transfer power out of said inductor plus capacitor combination; wherein when power is transferred out of said inductor plus capacitor combination, under at least some circumstances, one of said rails is clamped to an input or output terminal, while the voltage of the other of said rails is shifted by the combination of said inductor and capacitor; and thereafter the other of said rails is clamped to a respective input or output connection, while the first one of said rails is driven by said inductor plus capacitor combination.

[000173] In some but not necessarily all embodiments, there is provided: Methods and systems for managing link voltages in a power converter, where single phase, three phase or universal systems can be used. Common mode management refers to shifting of voltages in a particular direction to perform transition between input and output ports, in addition to maintaining soft switching property. Voltages in power converters can be freely increasing and decreasing, and thus damage to the circuit can be caused if these voltages change are not controlled.

Advantages

[000174] The disclosed innovations, in various embodiments, provide one or more of at least the following advantages. However, not all of these advantages result from every one of the innovations disclosed, and this list of advantages does not limit the various claimed inventions.

• Improved efficiency in power conversion systems;

• Better ground-fault protection in power conversion systems, with reduced likelihood of tripping ground- fault protection.

• Increased margin to avoid saturation-related nonlinearities in the link inductor.

Modifications and Variations

[000175] As will be recognized by those skilled in the art, the innovative concepts described in the present application can be modified and varied over a tremendous range of applications, and accordingly the scope of patented subject matter is not limited by any of the specific exemplary teachings given. It is intended to embrace all such alternatives, modifications and variations that fall within the spirit and broad scope of the appended claims.

[000176] None of the description in the present application should be read as implying that any particular element, step, or function is an essential element which must be included in the claim scope: THE SCOPE OF PATENTED SUBJECT MATTER IS DEFINED ONLY BY THE ALLOWED CLAIMS. Moreover, none of these claims are intended to invoke paragraph six of 35 USC section 112 unless the exact words "means for" are followed by a participle.

[000177] Additional general background, which helps to show variations and implementations, as well as some features which can be implemented synergistically with the inventions claimed below, can be found in the following US patent applications. All of these applications have at least some common ownership, copendency, and inventorship with the present application, and all of them, as well as any material directly or indirectly incorporated within them, are hereby incorporated by reference: US 20110199707; US 201 10199707.

[000178] Additional general background, which helps to show variations and implementations, as well as some features which can be implemented synergistically with the inventions claimed below, may be found in the following US patent applications. All of these applications have at least some common ownership, copendency, and inventorship with the present application, and all of them, as well as any material directly or indirectly incorporated within them, are hereby incorporated by reference: US 8,406,265, US 8,400,800, US 8,395,910, US 8,391,033, US 8,345,452, US 8,300,426, US 8,295,069, US 7,778,045, US 7,599, 196, US 2012- 0279567 Al , US 2012-0268975 Al , US 2012-0274138 Al , US 2013- 0038129 Al, US 2012-0051100 Al ; US Provisionals 61/765,098, 61/765,099, 61/765, 100, 61/765,102, 61/765,104, 61/765, 107, 61/765, 110, 61/765, 112, 61/765, 114, 61/765,116, 61/765,1 18, 61/765, 119, 61/765, 122, 61/765, 123, 61/765, 126, 61/765,129, 61/765,131, 61/765, 132, 61/765, 137, 61/765, 139, 61/765,144, 61/765, 146 all filed February 15, 2013; 61/778,648, 61/778,661, 61/778,680, 61/784,001 all filed March 13, 2013; 61/814,993 filed April 23, 2013; 61/817,012, 61/817,019, 61/817,092 filed April 29, 2013; 61/838,578 filed June 24, 2013; 61/841,618, 61/841,621, 61/841,624 all filed July 1, 2013; 61/914,491 and 61/914,538 filed December 1 1, 2013; 61/924,884 filed January 8, 2014; 61/925,311 filed January 9, 2014; 61/928, 133 filed January 16, 2014; 61/928,644 filed January 17, 2014; 61/929,731 and 61/929,874 filed January 21 , 2014; 61/931,785 filed January 27, 2014; 61/932,422 filed January 28, 2014; and 61/933,442 filed January 30, 2014; and all priority applications of any of the above thereof, each and every one of which is hereby incorporated by reference.

[000179] The claims as filed are intended to be as comprehensive as possible, and NO subject matter is intentionally relinquished, dedicated, or abandoned.

Claims

CLAIMS What is claimed is:

1. A method of operating a power-packet-switching converter, comprising the actions of:

a) connecting first and second lines of a first port, through first and second respective phase legs, to drive an inductor, and thereby increase the amount of energy stored in the inductor;

b) isolating the inductor, so that the inductor drives current into a capacitance which is paralleled with the inductor, to thereby change the voltage on the capacitor and on the inductor; c) connecting first and second lines of a second port, through first and second respective phase legs each comprising bidirectional switching devices, to draw power from the inductor, under zero- voltage-switching conditions;

d) turning off said first but not said second phase leg of said second port, to fix the voltage of one terminal of the inductor, while the inductor changes the voltage differential across the capacitor;

e) turning off the second phase leg of said second port, while the inductor continues to change the voltage differential across the capacitor; f) coupling power from the inductor, through one of said first and second phase legs of said second port, in combination with another phase leg, under zero- voltage- switching conditions; and

repeating steps a)-f) with reversed current direction.

2. A solar energy system which implements the method of Claim 1.

3. A power conversion system which implements the method of Claim 1.

4. A method of operating a power-packet-switching converter, comprising the actions of:

a) connecting first and second lines of a first port, through first and second respective phase legs each comprising two bidirectional switching devices, to drive an inductor and increase the amount of energy stored therein;

b) turning off said first phase leg but not said second phase leg, to fix the voltage of one terminal of the inductor, while said inductor drives current into a capacitor, which is connected in parallel with the inductor, to thereby change the voltage differential across the inductor;

c) turning off said second phase leg, while allowing said voltage differential to continue changing;

d) once the voltage differential stops changing, connecting third and fourth lines of a second port, through third and fourth respective phase legs each comprising two bidirectional switching devices, to thereby transfer polyphase power out to said second port.

5. A solar energy system which implements the method of Claim 4.

6. A power conversion system which implements the method of Claim 4.

7. A method of operating a power-packet-switching converter, comprising the actions of repeatedly:

A) driving power into an inductor which is shunted by a capacitor;

B) isolating the inductor, to slew the voltage thereof;

C) connecting the inductor to extract power therefrom; and then

D) performing step B) again;

wherein, under at least some circumstances, said step B) is performed by substeps of

i) connecting only one terminal of the inductor to an external line to shift the common mode voltage of the inductor, and also ii) completely isolating the inductor and the capacitor together from external connections to change the differential voltage.

8. A solar energy system comprising a power converter which implements the method of Claim 7.

9. A power conversion system which implements the method of Claim 7.

10. A method of operating a power converter, comprising the actions of: connecting at least two phase legs to drive first and second rails in a first direction; wherein a parallel inductor plus capacitor combination is connected across said rails;

repeatedly connecting said inductor plus capacitor combination to transfer power out of said inductor plus capacitor combination; wherein when power is transferred out of said inductor plus capacitor combination, under at least some circumstances, one of said rails is clamped to an input or output terminal, while the voltage of the other of said rails is shifted by the combination of said inductor and capacitor; and thereafter the other of said rails is clamped to a respective input or output connection, while the first one of said rails is driven by said inductor plus capacitor combination.

11. A solar energy system comprising a power converter which implements the method of Claim 10.

12. A power conversion system which implements the method of Claim 10.