WO2013109774A1 - Série de diode électroluminescente (del) comprenant une fixation de puce directe et ensembles apparentés - Google Patents

Série de diode électroluminescente (del) comprenant une fixation de puce directe et ensembles apparentés Download PDF

Info

Publication number
WO2013109774A1
WO2013109774A1 PCT/US2013/021968 US2013021968W WO2013109774A1 WO 2013109774 A1 WO2013109774 A1 WO 2013109774A1 US 2013021968 W US2013021968 W US 2013021968W WO 2013109774 A1 WO2013109774 A1 WO 2013109774A1
Authority
WO
WIPO (PCT)
Prior art keywords
light emitting
emitting diodes
packaging
packaging substrate
face
Prior art date
Application number
PCT/US2013/021968
Other languages
English (en)
Other versions
WO2013109774A9 (fr
Inventor
Matthew Donofrio
Christopher P. Hussell
John Adam Edmond
Original Assignee
Cree, Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US13/424,699 external-priority patent/US9831220B2/en
Priority claimed from US13/463,267 external-priority patent/US9053958B2/en
Application filed by Cree, Inc. filed Critical Cree, Inc.
Priority to CN201380005900.9A priority Critical patent/CN104221125A/zh
Publication of WO2013109774A1 publication Critical patent/WO2013109774A1/fr
Publication of WO2013109774A9 publication Critical patent/WO2013109774A9/fr

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/075—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L33/00
    • H01L25/0753—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L33/00 the devices being arranged next to each other
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • H01L33/20—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a particular shape, e.g. curved or truncated substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/50—Wavelength conversion elements
    • H01L33/505—Wavelength conversion elements characterised by the shape, e.g. plate or foil
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/52—Encapsulations
    • H01L33/54—Encapsulations having a particular shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48—Semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/62—Arrangements for conducting electric current to or from the semiconductor body, e.g. lead-frames, wire-bonds or solder balls

Definitions

  • This invention relates to semiconductor light emitting devices and assemblies and methods of manufacturing the same, and more particularly, to semiconductor Light Emitting Diodes (LEDs) and assemblies thereof.
  • LEDs Light Emitting Diodes
  • LEDs are widely known solid-state lighting elements that are capable of generating light upon application of voltage thereto.
  • LEDs generally include a diode region having first and second opposing faces, and including therein an n-type layer, a p-type layer and a p-n junction.
  • An anode contact ohmically contacts the p-type layer and a cathode contact ohmically contacts the n-type layer.
  • the diode region may be epitaxially formed on a substrate, such as a sapphire, silicon, silicon carbide, gallium arsenide, gallium nitride, etc., growth substrate, but the completed device may not include a substrate.
  • the diode region may be fabricated, for example, from silicon carbide, gallium nitride, gallium phosphide, aluminum nitride and/or gallium arsenide-based materials and/or from organic semiconductor-based materials.
  • the light radiated by the LED may be in the visible or ultraviolet (UV) regions, and the LED may incorporate wavelength conversion material such as phosphor.
  • LEDs are increasingly being used in lighting/illumination applications, with a goal being to provide a replacement for the ubiquitous incandescent light bulb.
  • LEDs are increasingly being used in lighting/illumination applications, with a goal being to provide a replacement for ubic
  • LED lighting designers are faced with stringent dimensional, energy efficiency and luminous flux output requirements. Such requirements have caused LED designers to produce LED arrays in varying arrangements.
  • Typical LED arrangements involve the use of wire bonds.
  • wire bonds creates a constraint on the density with which individual LED chips can be packaged together due to mechanical or manufacturing constraints and problems with light absorption, for example due to the wire bond pads.
  • the use of monolithic LED chip arrays can resolve some of the issues with wire bond pads, but the monolithic LED chips may add increased costs, limited shapes and reduced yield.
  • Some embodiments of the present invention may provide small area LEDs with LED arrays for various applications, such as higher voltage applications, where LED chip bonding area is more efficiently used to balance practical aspects of maintaining a chip spacing that provides ease of manufacture, improved yield and/or less light absorption to provide more efficient and/or improved light output.
  • the packaged LED array can provide different serial/parallel configurations.
  • the packaged LED array can use wirebond-free LEDs which are individually selected and/or reflow bonded to a packaging substrate.
  • the packaging substrate includes small conductive islands, and LED chips can bridge the smaller conductive islands to electrically couple the LED chips in series.
  • the packaging substrate can include larger conductive islands or contiguous conductive pads to electrically couple the LED chips in parallel.
  • different sized and/or shaped conductive pads or islands can be used to provide the desired serial and/or parallel configuration for the LED array in a desired shape.
  • an electronic device may include a packaging substrate having a packaging face, with the packaging substrate including positive and negative electrically conductive pads on the packaging face.
  • a plurality of light emitting diodes may be electrically and mechanically coupled to the packaging face of the packaging substrate, with the plurality of light emitting diodes being electrically coupled between the positive and negative electrically conductive pads on the packaging face.
  • a continuous optical coating may be provided on the plurality of light emitting diodes and on the packaging face of the packaging substrate so that the plurality of light emitting diodes are between the optical coating and the packaging
  • the plurality of light emitting diodes may be configured to generate at least 20 lumens per square millimeter of the optic area while delivering at least 100 lumens per watt of power consumed by the plurality of light emitting diodes between the continuous optical coating and the packaging substrate. Still more particularly, the plurality of light emitting diodes may be configured to generate at least 25 lumens per square millimeter of the optic area while delivering at least 100 lumens per watt of power consumed, and/or the electronic device of Claim 1 wherein the optic area is in the range of about 20 square millimeters to about 200 square millimeters.
  • the plurality of light emitting diodes may include at least 2 light emitting diodes between the continuous optical coating and the packaging substrate, at least 6 light emitting diodes between the continuous optical coating and the packaging substrate, at least 16 light emitting diodes between the continuous optical coating and the packaging substrate, at least 72 light emitting diodes between the continuous optical coating and the packaging substrate, at least 98 light emitting diodes between the continuous optical coating and the packaging substrate, at least 108 light emitting diodes between the continuous optical coating and the packaging substrate, at least 192 light emitting diodes between the continuous optical coating and the packaging substrate, or even at least 200 light emitting diodes between the continuous optical coating and the packaging substrate.
  • At least one of the light emitting diodes is free of wirebonds.
  • at least one of the light emitting diodes may include an anode contact electrically and mechanically coupled to the packaging substrate using a first metallic bond (e.g., a first solder bond) physically located between the anode contact and the packaging substrate and a cathode contact electrically and mechanically coupled to the packaging substrate using a second metallic bond (e.g., a second solder bond) physically located between the cathode contact and the packaging substrate.
  • a first metallic bond e.g., a first solder bond
  • a cathode contact electrically and mechanically coupled to the packaging substrate using a second metallic bond (e.g., a second solder bond) physically located between the cathode contact and the packaging substrate.
  • each of the plurality of light emitting diodes may include a diode region having first and second opposing faces including therein an n-type layer and a p-type layer, an anode contact that ohmically contacts the p-type layer and extends on the first face, a cathode contact that ohmically contacts the n-type layer and extends on the first face, and a support substrate on the second face of the diode region, with the diode region being between the support substrate and the anode and cathode contacts, and with the support substrate having a thickness of at least about 50 micrometers.
  • the diode region may be between the support substrate and the packaging substrate.
  • the continuous optical coating include a layer of a transparent and/or translucent material including a phosphor material therein. Moreover, a thickness of the continuous optical coating relative to the packaging face of the packaging substrate may be greater than a thickness of each of the plurality of light emitting diodes relative to the packaging face of the packaging substrate, and a surface of the continuous optical coating opposite the packaging substrate may be substantially planar over an area including the plurality of light emitting diodes.
  • the packaging substrate may also have a backside face opposite the packaging face.
  • the packaging substrate may further include a first backside contact electrically coupled to the positive electrically conductive pad through a first electrically conductive via through the packaging substrate, and a second backside contact electrically coupled to the negative electrically conductive pad through a second electrically conductive via through the packaging substrate.
  • the packaging substrate may include an aluminum nitride substrate, and a metal heat conducting structure on the backside face. The metal heat conducting structure may be electrically isolated from the first and second backside contacts, and the metal heat conducting structure may be aligned with the plurality of light emitting diodes in a direction perpendicular with respect to the packaging face of the packaging substrate.
  • the plurality of light emitting diodes may include a first string of light emitting diodes electrically coupled in series between the positive and negative electrically conductive pads, and a second string of light emitting diodes electrically coupled in series between the positive and negative electrically conductive pads.
  • a node between two light emitting diodes of the first string may be electrically coupled to a node between two light emitting diodes of the second string, and at least one of the plurality of light emitting diodes may be electrically coupled to the packaging substrate using no more than one wirebond.
  • the continuous optical coating may include a layer of a transparent and/or translucent material including different first and second phosphor materials therein, with the first and second phosphor materials being configured to emit different wavelengths of light.
  • the plurality of light emitting diodes may be configured to generate at least 20 lumens per square millimeter of the optic area while delivering at least 100 lumens per watt of power consumed by the plurality of light emitting diodes between the continuous optical coating and the packaging substrate and while delivering at least 600 absolute lumens, at least 800 lumens, at least 1100 lumens, or e
  • the plurality of light emitting diodes may include first and second light emitting diodes between the continuous optical coating and the packaging substrate with the first and second light emitting diodes being spaced apart by a distance in the range of about 20 micrometers to about 500 micrometers.
  • an electronic device may include a packaging substrate having a packaging face, the packaging substrate including positive and negative electrically conductive pads on the packaging face.
  • a plurality of light emitting diodes may be electrically and mechanically coupled to the packaging face of the packaging substrate, with the plurality of light emitting diodes being electrically coupled between the positive and negative electrically conductive pads on the packaging face.
  • a continuous optical coating may be provided on the plurality of light emitting diodes and on the packaging face of the packaging substrate so that the plurality of light emitting diodes are between the optical coating and the packaging substrate.
  • a thickness of the continuous optical coating relative to the packaging face of the packaging substrate may be greater than a thickness of each of the plurality of light emitting diodes relative to the packaging face of the packaging substrate, and a surface of the continuous optical coating opposite the packaging substrate may be substantially planar over an area including the plurality of light emitting diodes, and at least one of the plurality of light emitting diodes may be free of wirebonds.
  • An optic area may be defined by an area of the packaging face covered by the continuous optical coating, and the plurality of light emitting diodes may be configured to generate at least 20 lumens per square millimeter of the optic area while delivering at least 100 lumens per watt of power consumed by the plurality of light emitting diodes between the continuous optical coating and the packaging substrate.
  • the plurality of light emitting diodes may include at least 2 light emitting diodes, at least 6 light emitting diodes, at least 16 light emitting diodes, at least 72 light emitting diodes, at least 98 light emitting diodes, at least 108 light emitting diodes, at least 192 light emitting diodes, or even at least 200 light emitting diodes.
  • At least one of the light emitting diodes may include an anode contact electrically and mechanically coupled to the packaging substrate using a first metallic bond located between the anode contact and the packaging substrate and a cathode contact electrically and mechanically coupled to the packaging substrate using a second metallic bond located between the cathode contact and the packaging substrate.
  • Each of the plurality of light emitting diodes may include a diode region having first and second opposing faces including therein an n-type layer and a p-type layer, an anode contact that ohmically contacts the p-type layer and extends on the first face, a cathode contact that ohmically contacts the n-type layer and extends on the first face, and a support substrate on the second face of the diode region.
  • the diode region may be between the support substrate and the anode and cathode contacts, and the support substrate may have a thickness of at least about 50 micrometers.
  • the diode region may be between the support substrate and the packaging substrate.
  • the continuous optical coating may include a layer of a transparent and/or translucent material including a phosphor material therein.
  • the packaging substrate may have a backside face opposite the packaging face, and the packaging substrate may further include a first backside contact electrically coupled to the positive electrically conductive pad through a first electrically conductive via, and a second backside contact electrically coupled to the negative electrically conductive pad through a second electrically conductive via.
  • the packaging substrate may include a thermally conductive and electrically insulating material and a metal heat conducting structure on the backside face. The metal heat conducting structure may be electrically isolated from the first and second backside contacts, and the metal heat conducting structure may be aligned with the plurality of light emitting diodes in a direction perpendicular with respect to the packaging face of the packaging substrate.
  • the plurality of light emitting diodes may include a first string of light emitting diodes electrically coupled in series between the positive and negative electrically conductive pads, and a second string of light emitting diodes electrically coupled in series between the positive and negative electrically conductive pads.
  • a node between two light emitting diodes of the first string may be electrically coupled to a node between two light emitting diodes of the second string, and at least one of the plurality of light emitting diodes may be free of wirebonds,
  • the continuous optical coating may include a layer of a transparent and/or translucent material including different first and second phosphor materials therein, and the first and second phosphor materials may be configured to emit different wavelengths of light.
  • a dam may surround the plurality of light emitting diodes, with the continuous optical coating being confined within the dam.
  • an electronic device may include a packaging substrate having a packaging face 1
  • a plurality of light emitting diodes may be electrically and mechanically coupled to the packaging face of the packaging substrate, with the plurality of light emitting diodes being electrically coupled between the positive and negative electrically conductive pads on the packaging face.
  • the plurality of light emitting diodes may include a first string of light emitting diodes electrically coupled in series between the positive and negative electrically conductive pads, and a second string of light emitting diodes electrically coupled in series between the positive and negative electrically conductive pads.
  • a node between two light emitting diodes of the first string may be electrically coupled to a node between two light emitting diodes of the second string, and at least one of the plurality of light emitting diodes may be electrically coupled to the packaging substrate using no more than one wirebond.
  • a continuous optical coating may be provided on the plurality of light emitting diodes and on the packaging face of the packaging substrate so that the plurality of light emitting diodes are between the optical coating and the packaging substrate.
  • An optic area may be defined by an area of the packaging face covered by the continuous optical coating, and the plurality of light emitting diodes may be configured to generate at least 20 lumens per square millimeter of the optic area while delivering at least 100 lumens per watt of power consumed by the plurality of light emitting diodes between the continuous optical coating and the packaging substrate.
  • the plurality of light emitting diodes may include at least 2 light emitting diodes, at least 6 light emitting diodes, at least 16 light emitting diodes, at least 72 light emitting diodes, at least 98 light emitting diodes, at least 108 light emitting diodes, at least 192 light emitting diodes, or even at least 200 light emitting diodes. Moreover, at least one of the light emitting diodes may be free of wirebonds.
  • At least one of the light emitting diodes may include an anode contact electrically and mechanically coupled to the packaging substrate using a first metallic bond physically located between the anode contact and the packaging substrate and a cathode contact electrically and mechanically coupled to the packaging substrate using a second metallic bond physically located between the cathode contact and the packaging substrate.
  • Each of the plurality of light emitting diodes may include a diode region having first and second opposing faces including therein an n-type layer and a p-type layer, an anode contact that ohmically contacts the p-type layer and extends on the first face, a cathode contact that ohmically contacts the n-type layer and extends on the first face, and a support substrate on the second face of the di ⁇
  • the diode region may be between the support substrate and the packaging substrate.
  • the continuous optical coating may include a layer of a transparent and/or translucent material including a phosphor material therein.
  • a thickness of the continuous optical coating relative to the packaging face of the packaging substrate may be greater than a thickness of each of the plurality of light emitting diodes relative to the packaging face of the packaging substrate, and a surface of the continuous optical coating opposite the packaging substrate may be substantially planar over an area including the plurality of light emitting diodes.
  • the packaging substrate may have a backside face opposite the packaging face.
  • the packaging substrate may further include a first backside contact electrically coupled to the positive electrically conductive pad through a first electrically conductive via through the packaging substrate, and a second backside contact electrically coupled to the negative electrically conductive pad through a second electrically conductive via through the packaging substrate.
  • the packaging substrate may include an aluminum nitride substrate, and a metal heat conducting structure on the backside face with the metal heat conducting structure being electrically isolated from the first and second backside contacts.
  • the metal heat conducting structure may be aligned with the plurality of light emitting diodes in a direction perpendicular with respect to the packaging face of the packaging substrate.
  • the continuous optical coating may include a layer of a transparent and/or translucent material including different first and second phosphor materials therein, wherein the first and second phosphor materials are configured to emit different wavelengths of light.
  • an electronic device may include a packaging substrate having a packaging face, with the packaging substrate including positive and negative electrically conductive pads on the packaging face.
  • a plurality of light emitting diodes may be electrically and mechanically coupled to the packaging face of the packaging substrate, and the plurality of light emitting diodes may be electrically coupled between the positive and negative electrically conductive pads on the packaging face.
  • each of the plurality of light emitting diodes may have a forward voltage drop in the range of about 2.5 volts to about 3.5 volts, the plurality of light emitting diodes may be configured to provide a combined forward voltage drop bet- conductive pads of at least about 36 volts, and at least one of the plurality of light emitting diodes may be free of wirebonds.
  • the plurality of light emitting diodes may include at least two light emitting diodes electrically coupled in series, at least 6 light emitting diodes electrically coupled in series, at least 16 light emitting diodes electrically coupled in series, at least 72 light emitting diodes electrically coupled in series, at least 98 light emitting diodes electrically coupled in series, at least 108 light emitting diodes electrically coupled in series, at least 192 light emitting diodes electrically coupled in series, or even at least 200 light emitting diodes electrically coupled in series.
  • the plurality of light emitting diodes may include at least 70 light emitting diodes electrically coupled in series between the positive and negative electrically conductive pads, and the plurality of light emitting diodes may be configured to provide a combined forward voltage drop between the positive and negative electrically conductive pads of at least about 200 volts.
  • the plurality of light emitting diodes may include at least 75 light emitting diodes electrically coupled in series between the positive and negative electrically conductive pads, and the plurality of light emitting diodes may be configured to provide a combined forward voltage drop between the positive and negative electrically conductive pads of at least about 220 volts.
  • the packaging substrate may include a plurality of electrically conductive islands providing electrical coupling between respective ones of the plurality of light emitting diodes between the positive and negative electrically conductive pads.
  • the electrically conductive islands and the positive and negative electrically conductive pads may define a reflective area on the packaging substrate surrounding the plurality of light emitting diodes, and at least one of the electrically conductive islands may extend to an edge of the reflective area adjacent to the one of the positive and/or negative electrically conductive pads with an electrically insulating gap defined therebetween.
  • the at least one of the electrically conductive islands may include a first electrically conductive island, and a second one of the electrically conductive islands may extend to the edge of the reflective area adjacent to the first electrically conductive island with an electrically insulating gap defined between the first and second electrically conductive islands.
  • the packaging substrate may include a plurality of electrically conductive islands providing electrical coupling between respective ones of the plurality of light emitting diodes between the positive and negative electrically conductive pads.
  • the packaging substrate may include an electrically conductive reflector layer adjacent at least one of the plurality of electrically conductive islands anc
  • the electrically conductive islands, the electrically conductive reflector, and the positive and negative electrically conductive pads may define a reflective area on the packaging substrate surrounding the plurality of light emitting diodes, and the electrically conductive reflector may be electrically isolated from each of the positive electrically conductive pad, the negative electrically conductive pad, and each of the plurality of electrically conductive islands.
  • At least two light emitting diodes of the plurality of light emitting diodes may be electrically coupled in parallel between the positive and negative electrically conductive pads, and/or at least two strings of the plurality of light emitting diodes may be electrically coupled in parallel between the positive and negative electrically conductive pads.
  • At least one of the light emitting diodes may include an anode contact electrically and mechanically coupled to the packaging substrate using a first metallic bond physically located between the anode contact and the packaging substrate and a cathode contact electrically and mechanically coupled to the packaging substrate using a second metallic bond physically located between the cathode contact and the packaging substrate.
  • Each of the plurality of light emitting diodes may include a diode region having first and second opposing faces including therein an n-type layer and a p-type layer, an anode contact that ohmically contacts the p-type layer and extends on the first face, a cathode contact that ohmically contacts the n-type layer and extends on the first face, and a support substrate on the second face of the diode region.
  • the diode region may be between the support substrate and the anode and cathode contacts, and the support substrate may have a thickness of at least about 50 micrometers.
  • a continuous optical coating may be provided on the plurality of light emitting diodes.
  • the continuous optical coating may include a layer of a transparent and/or translucent material including a phosphor material therein, and a thickness of the continuous optical coating relative to the packaging face of the packaging substrate may be greater than a thickness of each of the plurality of light emitting diodes relative to the packaging face of the packaging substrate.
  • a surface of the continuous optical coating opposite the packaging substrate may be substantially planar over an area including the plurality of light emitting diodes.
  • a dam may surround the plurality of light emitting diodes, with the continuous optical coating being confined within the dam.
  • Figures 1 and 2 are cross-se
  • Figures 3 A, 3B, and 3C are a top view, a cross-sectional view, and a bottom view, respectively, of an LED according to embodiments of Figures 1 or 2.
  • Figures 4 and 5 illustrate geometries of substrates of Figures 1-3, according to various embodiments described herein.
  • Figure 6A is a photograph of a submount with an LED mounted thereon according to various embodiments of Figures 1-4.
  • Figure 6B is a photograph of a packaged LED according to various embodiments of Figures 1-4.
  • Figures 7A and 7B are respective plan and cross-sectional views of an array of packaged LED die electrically coupled in parallel on a submount according to various embodiments described herein.
  • Figures 8A and 8B are respective plan and cross-sectional views of an array of packaged LED die electrically coupled in parallel on a submount including interdigitated cathode and anode pads according to various embodiments described herein.
  • Figures 9A and 9B are respective plan and cross-sectional views of an array of radially arranged LED die electrically coupled in parallel on a submount according to various embodiments described herein.
  • Figures 10A and 10B are respective plan and cross-sectional views of an array of packaged LED die electrically coupled in parallel on a submount including interdigitated electrodes according to various embodiments described herein.
  • Figure 11 A is a plan view of a submount including cathode and anode pads for an array of LED die according to various embodiments described herein.
  • Figure 1 IB is a plan view of an array of LED die electrically coupled in parallel on the submount of Figure 1 IB.
  • Figure 12A is a plan view of a submount including interdigitated cathode and anode pads for an array of LED die according to various embodiments described herein.
  • Figure 12B is a plan view of an array of LED die electrically coupled in parallel on the submount of Figure 12B.
  • Figure 12C is a cross-sectional view of a column of LED die from the array of Figure 12B.
  • Figure 13 A is a plan view of a submount including interdigitated cathode and anode pads for an array of LED die accor
  • Figure 13B is a plan view of an array of LED die electrically coupled in parallel on the submount of Figure 13 A.
  • Figure 14A is a plan view of a submount including cathode, island, and anode pads for an array of LED die according to various embodiments described herein.
  • Figure 14B is a plan view of an array of LED die electrically coupled in series on the submount of Figure 14B.
  • Figure 14C is a cross-sectional view of a column of LED die from the array of Figure 14B.
  • Figure 15 A is a plan view of a submount including cathode, island, and anode pads for an array of LED die according to various embodiments described herein.
  • Figure 15B is a plan view of an array of LED die electrically coupled in series on the submount of Figure 15B.
  • Figure 16A is a plan view of a submount including cathode, island, and anode pads for an array of LED die according to various embodiments described herein.
  • Figure 16B is a plan view of an array of LED die with offset rows electrically coupled in series on the submount of Figure 16B.
  • Figure 17A is a plan view of a submount including cathode, island, and anode pads for an array of LED die according to various embodiments described herein.
  • Figure 17B is a plan view of an array of LED die with aligned rows and columns electrically coupled in series on the submount of Figure 17B.
  • Figure 18 is a cross-sectional view of an array of LED die with a
  • Figure 19 is a cross-sectional view of an array of LED die with a 1 according to various embodiments described herein.
  • Figure 20 is a cross-sectional view of an array of LED die with a dam containing a phosphor layer on the array according to various embodiments described herein.
  • Figure 21 A is a photograph of a LED assembly including 16 LED die with a common encapsulating lens on a submount according to various embodiments described herein
  • Figure 21B is a photograph of the assembly of Figure 21 A without the
  • Figure 22A is a photograph of a submount including electrically conductive pads for an array of serially connected LED die according to various embodiments described herein, and Figures 22B, 22C, and 22D are photographs of LED assemblies including the submount of Figure 22A.
  • Figures 23 A, 23B, and 23 C are respective top side, edge, and bottom side views of an LED (light emitting diode) packaging submount (with dimensions shown in mm) according to additional embodiments described herein.
  • LED light emitting diode
  • Figure 23D is a enlarged cross sectional view of the submount of Figures 23 A, 23B, and 23 C illustrating dimensions of top side and bottom side metallizations according to embodiments described herein.
  • Figure 23E is a table providing a legend of materials and dimensions of Figures 23 A-23D according to embodiments described herein.
  • Figure 24 is an enlarged top view of the submount of Figures 23 A-23E populated with 75 serially connected LEDs according to embodiments described herein.
  • Figure 25 is a photograph illustrating an array of submounts according to Figures 23A-23E populated with LEDs according to Figure 24.
  • Figure 26 is a photograph illustrating a submount populated with LEDs according to Figure 24 with a lens thereon according to Figure 19 (without a phosphor layer).
  • Figure 27 is a photograph illustrating a an array of submounts according to Figures 23 A-23E populated with LEDs according to Figure 24 with a phosphor layer thereon according to Figure 19.
  • Figure 28 is a photograph illustrating a submount populated with LEDs according to Figure 24 with a phosphor layer and lens thereon according to Figure 19.
  • Figures 29 A, 29B, and 29C are respective top side, edge, and bottom side views of an LED (light emitting diode) packaging submount (with dimensions shown in mm) according to additional embodiments described herein.
  • LED light emitting diode
  • Figure 29D is a enlarged cross sectional view of the submount of Figures 29 A, 29B, and 29C illustrating dimensions of top side and bottom side metallizations according to embodiments described herein.
  • Figure 29E is a table providing a legend of materials and dimensions of Figures 29A-29D according to embodiments described herein.
  • Figure 3 OA is an enlarged top view of the submount of Figures 29A-29E according to embodiments described herein.
  • Figure 30B illustrates the submount of Figures 29 A-29E populated with 6 strings of 12 serially connected LEDs according to embodiments described herein.
  • Figure 30C is a greatly enlarged view of a central portion of the submount of Figure 3 OA populated with LEDs accordin
  • Figures 31 A, 3 IB, and 31C are respective top side, edge, and bottom side views of an LED (light emitting diode) packaging submount (with dimensions shown in mm) according to additional embodiments described herein.
  • LED light emitting diode
  • Figure 3 ID is a enlarged cross sectional view of the submount of Figures 31 A, 3 IB, and 31C illustrating dimensions of top side and bottom side metallizations according to embodiments described herein.
  • Figure 3 IE is a table providing a legend of materials and dimensions of Figures 31A-31D according to embodiments described herein.
  • Figure 32A is an enlarged top view of the submount of Figures 31 A-3 IE according to embodiments described herein.
  • Figure 32B illustrates the submount of Figures 31 A-3 IE populated 72 LEDs according to embodiments described herein.
  • Figure 32C is a greatly enlarged view of a central portion of the submount of Figure 32A populated with 72 LEDs according to embodiments described herein.
  • Figures 33A, 33B, and 33C are respective top side, edge, and bottom side views of an LED (light emitting diode) packaging submount (with dimensions shown in mm) according to additional embodiments described herein.
  • LED light emitting diode
  • Figure 33D is a enlarged cross sectional view of the submount of Figures 33A, 33B, and 33C illustrating dimensions of top side and bottom side metallizations according to embodiments described herein.
  • Figure 33E is a table providing a legend of materials and dimensions of Figures 33 A-33D according to embodiments described herein.
  • Figure 34A is an enlarged top view of the submount of Figures 33 A-33E according to embodiments described herein.
  • Figure 34B illustrates the submount of Figures 33A-33E populated with 108 LEDs according to embodiments described herein.
  • Figure 34C is a greatly enlarged view of a central portion of the submount of Figure 34A populated with 108 LEDs according to embodiments described herein.
  • Figure 35 is a schematic diagram illustrating electrical couplings of LEDs Lai to La36 and Lbl to Lb36 of the device of Figures 31 A-3 ID and 32A-32C according to embodiments described herein.
  • Figure 36 A is a schematic diagram illustrating electrical couplings of LEDs Lai to Lal2, Lbl to Lbl2, Lcl to Lcl2, Ldl
  • Figures 36B, 36C, and 36D are schematic diagrams illustrating alternative electrical couplings of LEDs of Figures 29A-29E and 30A-3OC according to embodiments described herein.
  • first, second, etc. may be used herein to describe various elements, components, regions, layers and/or sections, these elements, components, regions, layers and/or sections should not be limited by these terms. These terms are only used to distinguish one element, component, region, layer or section from another region, layer or section. Thus, a first element, component, region, layer or section discussed below could be termed a second element, component, region, layer or section without departing from the teachings of the present invention.
  • Embodiments of the invention are described herein with reference to cross- sectional and/or other illustrations that are schematic illustrations of idealized embodiments of the invention. As such, variations from the shapes of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, are to be expected. Thus, embodiments of the invention should not be c
  • regions illustrated herein are to include deviations in shapes that result, for example, from manufacturing. For example, a region illustrated or described as a rectangle will, typically, have rounded or curved features due to normal manufacturing tolerances. Thus, the regions illustrated in the figures are schematic in nature and their shapes are not intended to illustrate the precise shape of a region of a device and are not intended to limit the scope of the invention, unless otherwise defined herein.
  • a layer or region of an LED is considered to be
  • transparent when at least 90% of the radiation from the LED that impinges on the transparent layer or region emerges through the transparent region.
  • silicon dioxide can provide a transparent insulating layer (for example, at least 90% transparent)
  • indium tin oxide (ITO) can provide a transparent conductive layer (for example, at least 90% transparent) as measured by considering transmitted and reflected components on a sapphire substrate.
  • a layer or region of an LED is considered to be "reflective" when at least 90% of the angle averaged radiation that impinges on the reflective layer or region from the LED is reflected back into the LED.
  • silver for example, at least 90% reflective
  • appropriate materials may be selected to provide a desired, and in some embodiments high, reflectivity and/or a desired, and in some embodiments low, absoiption.
  • GaN gallium nitride
  • SiC silicon carbide
  • combinations can include AlGalnP diodes on GaP growth substrates; InGaAs diodes on GaAs growth substrates; AlGaAs diodes on G
  • sapphire (A1 2 0 3 ) growth substrates and/or a Group Ill-nitride-based diode on gallium nitride, silicon carbide, aluminum nitride, sapphire, zinc oxide and/or other growth substrates.
  • a growth substrate may not be present in the finished product.
  • the growth substrate may be removed after forming the light emitting diode, and/or a bonded substrate may be provided on the light emitting diode after removing the growth substrate.
  • the light emitting diodes may be gallium nitride- based LED devices manufactured and sold by Cree, Inc. of Durham, North Carolina.
  • the tapered or oblique sidewall can allow at least some of the emitting surfaces of a light emitting diode (LED) to be covered with a nearly conformal phosphor-containing layer of substantially uniform thickness. This more conformal coverage can produce a desired spectrum of light, while also allowing more radiant flux to be emitted from the phosphor-coated LED.
  • LED light emitting diode
  • Phosphor layers are further discussed detail in U.S. Application No. 13/018,013 to Donofrio et al., entitled Horizontal Light Emitting Diodes Including Phosphor Particles, and in U.S. Application No. 13/017,845 to Donofrio et al., entitled Conformally Coated Light Emitting Devices And Methods For Providing The Same, both filed January 31, 2011, and assigned to the assignee of the present application.
  • the disclosures of both of the above referenced applications are hereby incorporated herein by reference in their entireties as if set forth fully herein.
  • Various embodiments described herein may arise from recognition that a conformal phosphor layer on an oblique sidewall of an LED may provide further
  • larger particle size phosphor particles may be used in the conformal layer that comprises phosphor. It is well known that larger phosphor particles are generally more efficient in light conversion than small sized phosphor particles.
  • CCT Correlated Color Temperature
  • various embodiments described herein may provide relatively high brightness with relatively low angular variation, by providing a conformal layer that comprises large phosphor particles on the outer face and on the oblique sidewall of an LED.
  • Particle size is generally measured by an equivalent particle diameter, which may take into account the fact that the particles may be non-spherical.
  • the particle size distribution may be specified by providing one or more equivalent particle diameters, often abbreviated with "d", to indicate a mass percent of the particles that has a smaller diameter.
  • d50 also referred to as an average equivalent particle diameter
  • an equivalent particle diameter dlO refers to 10 mass-% of the particles having a smaller diameter
  • an equivalent particle diameter d90 refers to 90 mass-% of the particles having a smaller diameter.
  • a given phosphor may be specified in terms of d50, dlO and/or d90.
  • other metrics other than d50, dlO and d90 may be used, such as d75 and d25. Combinations of these metrics also may be used.
  • Figure 1 is a cross-sectional view of a light emitting diode (also referred to as a light emitting diode “die” or “chip”) and a packaged light emitting diode according to various embodiments described herein.
  • these light emitting diodes 100 include a diode region 110 having first and second opposing faces 110a, 110b, respectively, and including therein an n-type layer 112 and a p-type layer 114.
  • Other layers or regions may be provided, which may include quantum wells, buffer layers, etc., that need not be described herein.
  • An anode contact 160 ohmically contacts the p-type layer 114 and extends on a first face 110a.
  • the anode contact 160 may directly ohmically contact the p-type layer 114, or may ohmically contact the p-type layer 114 by way of one or more conductive vias 162 and/or other intermediate layers.
  • a cathode contact 170 ohmically contacts the n-type layer 112 and also extends on the first face 110a.
  • the cathode contact may directly ohmically contact the n-type layer 112, or may ohmically contact the n-type layer 112 by way of one or more conductive vias 172 and/or other intermediate layers.
  • the anode contact 160 and the cathode contact 170 that both extend on the first face 110a are coplanar.
  • the diode region 110 also may be referred to herein as an "LED epi region", because it is typically formed epitaxially on a
  • based LED epi 110 may be formed on a silicon carbide growth substrate.
  • the growth substrate may be present in the finished product. In other embodiments, the growth substrate may be removed. In still other embodiments, another substrate may be provided that is different from the growth substrate, and the other substrate may be bonded to the LED after removing the growth substrate.
  • a transparent substrate 120 such as a
  • the transparent substrate 120 includes a sidewall 120a and may also include an inner face 120c adjacent the second face 110b of the diode region 110 and an outer face 120b, remote from the inner face 120c.
  • the outer face 120b is of smaller area than the inner face 120c.
  • the sidewall 120a may be stepped, beveled and/or faceted, so as to provide the outer face 120b that is of smaller area than the inner face 120c.
  • the sidewall is an oblique sidewall 120a that extends at an oblique angle ⁇ , and in some embodiments at an obtuse angle, from the outer face 120b towards the inner face 120c.
  • transparent substrate 120 may have a thickness of at least about 50 micrometers, at least about 100 micrometers, or even at least about 150 micrometers.
  • Transparent substrate 120 may have a thickness in the range of about 150 micrometers to about 400 micrometers, or in the range of about 175 micrometers to about 35 micrometers.
  • Phosphor layer 140 may thus be separated from portions of diode region 110 by a thickness of transparent substrate 120.
  • LEDs 100 configured as was described above in connection with Figure 1, may be referred to as “horizontal” or “lateral” LEDs, because both the anode and the cathode contacts thereof are provided on a single face of the LED.
  • Horizontal LEDs may be contrasted with vertical LEDs in which the anode and cathode contacts are provided on opposite faces thereof, as is illustrated, for example, in the '010 Patent.
  • a conformal layer 140 that comprises phosphor particles 142 having an average equivalent particle diameter d50 of at least ⁇ , is provided on the outer face 120b and on the oblique sidewall 120a.
  • the entire outer face 120b and the entire oblique sidewall 120a are covered with the phosphor layer 140.
  • the conformal phosphor layer 140 may be of uniform thickness on the outer face 120b and on the oblique sidewall 120a. In some embodiments, this uniform thickness is between the range of between about 36 ⁇ and about 56 ⁇ and, in other embodiments, a range of between about 30 ⁇ and about 75 ⁇ may be provided. In other embodiments, a thickness of about 46 ⁇ may be provided.
  • the diode region 110 is configured to emit blue light, for example light having a dominant wavelength of about 450-460nm
  • the conformal layer comprises yellow phosphor, such as YAG:Ce phosphor having a peak wavelength of about 550nm and an average equivalent particle diameter d50 of at least ⁇ .
  • an average equivalent diameter d50 of at about 15 ⁇ is provided.
  • an average equivalent diameter d50 of between about 15 ⁇ and about 17 ⁇ is provided.
  • the diode region 110 is configured to emit blue light upon energization thereof, as described above, and the conformal layer 140 may comprise a mixture of phosphor having average equivalent particle diameter of at least about ⁇ , as described above, and red phosphor, such as a CASN-based phosphor, having an average equivalent particle diameter d50 of about ⁇ in size.
  • the mixture of yellow phosphor and red phosphor may have a phosphor weight ratio of the yellow phosphor to the red phosphor of at least about 5 : 1 and, in other embodiments, at least about 9: 1.
  • a wider range of red phosphor particle sizes may be used in
  • Figure 1 As was described above, various embodiments of Figure 1 may arise from recognition that a conformal phosphor layer 140 on an oblique sidewall 120a of an LED 100 may provide further unanticipated advantages. Specifically, large particle size phosphor particles 142 may be used in the conformal la
  • larger phosphor particles 142 are generally more efficient in light conversion than small sized phosphor particles.
  • large phosphor particles 142 may also have a lower light scattering efficiency than relatively small phosphor particles.
  • the low scattering efficiency may produce a high angular variation in CCT, which is typical in white LEDs using large particulate size phosphor particles for brightness boost.
  • various embodiments described herein may provide relatively high brightness with relatively low angular variation, by providing a conformal layer 140 that comprises large phosphor particles 142 on the outer face 120b and on the oblique sidewall 120a of an LED.
  • a ratio of yellow phosphor to red phosphor may be about 2: 1 whereas, as described above, ratios of at least about 5:1 or at least about 9:1 may be used. Since red phosphor often is more expensive than yellow phosphor, lower cost LEDs may be obtained. Moreover, since a higher ratio of yellow phosphor to red phosphor may be used, the particle size of the red phosphor may vary over a wide range because the particle size of the yellow phosphor will dominate.
  • the LED 100 may be combined with a packaging substrate, such as a submount 180, and a lens 190 to provide a packaged LED 200.
  • the submount 180 may include a body 182 that may comprise aluminum nitride (A1N).
  • A1N aluminum nitride
  • metal core substrates, printed circuit boards, lead frames and/or other conventional packaging substrates may be used to mount the LED 100 in a flip- chip configuration.
  • the submount 180 includes a submount face 182a, and an anode pad 184 and a cathode pad 186 thereon.
  • the anode and cathode pads may comprise silver-plated copper and/or other conductive materials.
  • the LED 100 is mounted on the submount 180, such that the first face 110a is adjacent the submount face 182a, the outer face 110b is remote from the submount 180, the anode contact 184 is adjacent the anode pad 160, and the cathode contact 186 is adjacent the cathode pad 170.
  • a bonding layer such as a eutectic gold/tin solder layer 188, is used to electrically, thermally and mechanically connect the anode contact 160 to the anode pad 184, and the cathode contact 170 to the cathode pad 186.
  • direct attachment of the anode contact 160 to the anode pad 184, and direct attachment of the cathode contact 170 to the cathode pad 186 may be provided,
  • a packaged device anode 192 and a packaged device cathode 194 may be provided on a second face 182b of the submount body 182, and may be connected to the anode pad 184 and cathode pad 186, respectively, using internal vias and/or conductive layers that extend on and/or around the submount body 182.
  • submounts 180 that may be used with
  • the packaged LED 200 may also include a lens 190 that extends from submount face 180a to surround the LED 100.
  • the lens 190 may be a molded plastic lens, as described in detail in the '281 Publication, and may be fabricated on the submount according to techniques that are described in the '281 Publication, and/or other techniques. In some embodiments, the lens may be about 3.06mm in diameter.
  • Figure 2 is a cross-sectional view of LEDs and packaged LEDs according to various other embodiments.
  • the phosphor layer 140' extends across the diode region 110 and/or on the first face 182 of the submount body 182.
  • the phosphor layer may be fabricated to extend onto the submount as is described in the '281 Publication.
  • the submount 180 may include a layer 194 on the first face 182a thereof.
  • the layer 194 may be an extension of the anode pad 184 and the cathode pad 186 or may be distinct therefrom.
  • the layer 194 is a reflective layer that extends between the submount face 182a and the conformal layer 140' that includes phosphor that extends on the submount face 182a.
  • This reflective layer 194 can reflect light that passes through the phosphor layer that is on the submount face 182a back toward the lens 190, and can thereby increase efficiency of the LED.
  • Packaged LEDs as described above in connection with Figures 1 and 2 may be embodied as a Cree® XLamp® XP-E High'
  • cree.com/products/xlamp_xpe.asp the disclosure of which is hereby incorporated herein by reference in its entirety as if set forth fully herein.
  • Figures 3A, 3B and 3C are a top view, a cross-section and a bottom view, respectively, of an LED 100 of Figures 1 or 2.
  • the phosphor layer 140/140' is not illustrated.
  • the outer face 120b' includes at least one groove, such as an X- shaped groove 310 therein. Multiple X-shaped grooves and/or other shaped grooves may also be provided. Moreover, as shown in Figure 3C, in some embodiments, the anode contact 160 and the cathode contact 170 may collectively occupy at least about 90% of the active diode region area.
  • Figures 3A-3C illustrate an embodiment wherein the inner face 120c of the substrate 120 is a square inner face 120c having sides that are about ⁇ , ⁇ long, the outer face 120b' is a square outer face having sides that are about 642 ⁇ long, and a thickness or distance t between the square inner and outer faces (also referred to as "height") is about 335 ⁇ , so as to define an area ratio between the outer face 120b and the inner face 120c of about 0.41.
  • the diode region 110 may also be a square, having sides that are about ⁇ , ⁇ long.
  • a small gap 320 of about 75 ⁇ (micrometers) is provided.
  • a calculation of the active attach area may be made as follows:
  • the active attach area is at least about 90% of the active diode region area.
  • a total attach area (i.e., a combined surface area of anode contact 160 and cathode contact 170) may be greater than 70% of a total surface area of face 1 10a of the LED, greater than 80% of the total surface area of face 110a, or even greater than 90% of the total surface area of face 110a.
  • face 110a of the LED may have a surface area of 1 ⁇ 10 6 ⁇ 2
  • anode contact 160 may have a contact surface area of 70,875 ⁇
  • cathode contact 170 may have a contact surface area of 751,275 ⁇ 2 . Accordingly, anode contact 160 and cathode contact 170 may collectively occupy about 82
  • cathode contact 170 may occupy about 91% of the total contact area (i.e., 100% x 751 ,275 ⁇ 2 /(751 ,275 ⁇ 2 + 70,875 ⁇ 2 )) or about 75% of the surface area of face 110a (i.e., 100% x 751,275 ⁇ 2 /(1 ⁇ 10 6 ⁇ 2 )) of the LED.
  • anode contact 160 may occupy about 9% of the total contact area (i.e., 100% ⁇ 70,875 ⁇ 2 /(751,275 ⁇ 2 + 70,875 ⁇ 2 )), or about 7% of the surface area of face 110a (i.e., 100% ⁇ 70,875 ⁇ 2 /1 ⁇ 10 6 ⁇ 2 ) 0 f the LED. Accordingly, LED 100 may asymmetrically bridge anode and cathode pads 184 and 186 of submount 180 as shown in Figures 1 and 2.
  • widths of anode and cathode contacts 160 and 170 may be at least 60% of a width of face 110a of the LED, at least 70% of a width of face 110a of the LED, or even at least 90% of a width of face 110a of the LED.
  • each of anode and cathode contacts 160 and 170 may have a width of about 945 ⁇
  • LED face 110A may have a width of 1,000 ⁇ (taken in a same direction as the widths of anode and cathode contacts 160 and 170).
  • each of anode and cathode contacts 160 and 170 of Figure 3C may have a width that is about 95% of a width of LED face 110a.
  • Table 1 illustrates various configuration geometries of the substrate 120 that may be provided according to various other embodiments. It will be understood that the "area ratios" used herein are based on the dimensions of the sides of the faces and do not include any added surface area due to texturing, grooves and/or other light extraction features.
  • Figure 4 illustrates these embodiments.
  • the top row of Table 1 illustrates various embodiments wherein the inner face 120c is a square inner face having sides that are about ⁇ , ⁇ (micrometer) long (total area ⁇ , ⁇ , ⁇ ⁇ 2 ), the outer face 120b is a square outer face having sides that are about 642 ⁇ long (total area 412, 164 ⁇ 2 ) and a distance (height) between the square im
  • the second row of Table 1 illustrates embodiments wherein the inner face 120c is a square inner face having sides that are about 850 ⁇ long (total area 722,500 ⁇ 2 ), the outer face 120b is a square outer face having sides that are about 492 ⁇ long (total area 242,064 ⁇ ) and a distance (height) between the square inner and outer faces is about 335 ⁇ so as to define an area ratio of the outer face to the inner face of about 0.33 and an aspect ratio of height to base of about 0.39.
  • the third row of Table 1 illustrates various embodiments wherein the inner face 120c is a square inner face having sides that are about 700 ⁇ long (total area about 72,2500 ⁇ ), the outer face 120b is a square outer face having sides that are about 342 ⁇ long (total area about 116,964 ⁇ ) and a distance height between the square inner and outer faces is about 335 ⁇ so as to define an area ratio of the outer face to the inner face of about 0.24 and an aspect ratio of height to base of about 0.5.
  • Figure 5 and Table 2 illustrate other embodiments wherein the inner face 120c is a rectangular inner face of size 350 ⁇ x 470 ⁇ .
  • the height is about 175 ⁇ thick
  • the outer face 120b is a rectangle of size 177 ⁇ x 297 ⁇ , so as to provide a base (inner) area of 164,500 ⁇ 2 and a top (outer) area of 52,569 ⁇ .
  • the area ratio of top to base is about 0.32, and the ratio of height to base is about 0.5.
  • the second line of Table 2 illustrates a thicker height of about 290 ⁇ , so that the top has sides of about 44 ⁇ x 164 ⁇ , leading to an area ratio of about 0.044 and a ratio of height to base of about
  • embodiments of Table 1 and Table 2, corresponding to Figures 4 and 5, can provide light emitting diodes wherein an area ratio of the outer face to the inner face is less than or about 0.4 and, in some of these embodiments, the aspect ratio of the height to a side of the inner face is at least about 0.3.
  • Figure 6A is a photograph of a submount 180 with an LED 110 mounted thereon, as was described in connection with Figures 1-4.
  • Figure 6B is a photograph of a packaged LED 200 of Figures 1-4 including lens 190.
  • FIG. 1 Various embodiments that were illustrated in Figures 1-6 may also be regarded as illustrating a light emitting diode 100 that comprises a diode region 110 having first and second opposing faces 110a, 110b and including therein an n-type layer 112 and a p- type layer 114.
  • An anode contact 160 ohmically contacts the p-type layer and extends on the first face 1 10a.
  • a cathode contact 170 ohmically contacts the n-type layer 112 and also extends on the first face 110a.
  • a transparent substrate 120 is provided on the second face 110b.
  • the transparent substrate includes an inner face 120c adjacent the second face 110b, an outer face 120b remote from the second face that is of smaller area than the inner face 120c, and a sidewall 120a that extends from the outer face to the inner face.
  • An area ratio of the outer face to the inner face is less than or about 0.4.
  • the sidewall is a stepped sidewall.
  • the sidewall comprises an oblique sidewall that extends at an oblique angle from the outer fac
  • 140, 140' that comprises phosphor 142 having an average equivalent particle diameter d50 of at least about ⁇ ⁇ is provided on the outer face 120b and on the sidewall 120a.
  • Figures 1-6 may also be regarded as describing other embodiments of a packaged light emitting diode die 200 that includes a light emitting diode die including a diode region, an anode contact and a cathode contact, as described above.
  • a submount 180 is also provided as was described above.
  • a conformal layer 140, 140' that comprises phosphor 142 is spaced apart from the diode region 110 and extends conformally onto the submount face 182a away from the light emitting diode die 110.
  • the conformal layer may be spaced apart from the diode region by the transparent substrate 120 and/or by other means, such as a dome.
  • LEDs of Figures 1, 2, 3 A to 3C, 4, 5, and 6A to 6B may also be provided in arrays on a same packing substrate (e.g., submount) as discussed in greater detail below.
  • a same packing substrate e.g., submount
  • an array of LEDs may be provided with the LEDs electrically connected in series and/or parallel.
  • Each of the LEDs may have a horizontal structure with anode and cathode contacts of each LED provided between the LED and respective pads of the submount.
  • arrays of LED die may be provided with spacings between LED die of less than about 250 micrometers, less than about 100 micrometers, or even less than about 50 micrometers.
  • Some embodiments may provide relatively small area LED submounts for LED arrays with higher voltages where LED die bonding areas are more efficiently utilized to balance desired operating voltage and chip area and balanced with practical aspects of maintaining a chip spacing that provides ease of manufacture and less light absorption to provide increased efficiency and increased light output. Spacings between LED die, for example, may be less than about 75 micrometers, less than about 60 micrometers, less than about 40 micrometers, and/or in the range of about 40 micrometers to about 75 micrometers. Generally, smaller spacings between light emitting diode die may be desired, provided that sufficient space (e.g., greater than about 10 micrometers, or greater than about 20
  • spacings between LED die may be in the range of about 20 micrometers to about 500 micrometers, in the range of about 40 micrometers to about 150 micrometers, or even in the range of about 50
  • LED die, submounts, and elements thereof may be provided as discussed above x
  • diode regions 110 may be illustrated below without showing elements thereof (e.g., without separately showing n-type layer 112, p-type layer 114, conductive vias 162/172, etc.). Each of diode regions 110 discussed below, however, may include elements discussed above with respect to Figures 1 and 2.
  • FIGS 7 A and 7B illustrate plan and cross-sectional views of an array of six LED die 100a to lOOf electrically coupled in parallel between anode and cathode pads 184 and 186 of submount 180.
  • an electrostatic discharge (ESD) protection device 194 may be electrically coupled between anode and cathode pads 184 and 186.
  • portions of anode pad 184 may extend between opposing portions of cathode pad 186, and LED die 100a to lOOf may bridge gap 196 between anode and cathode pads 184 and 186.
  • all of LED die 100a to lOOf may be provided within a circular area of a same lens 190. While each LED die 100a to lOOf is shown with an individual phosphor layer 140 as discussed above with respect to Figure 1 , a continuous phosphor layer may be provided over all of the LED die 100a to lOOf as discussed above with respect to Figure 2.
  • surface areas of anode and cathode contacts 160 and 170 may be asymmetric, with cathodes 170 accounting for at least 70% of the combined contact area, at least 80% of the combined contact area, or even at least 90% of the combined contact area. Accordingly, LED die 100a to lOOf may asymmetrically bridge the gap 196 between anode and cathode pads 184 and 186 of submount 180.
  • a contact area between cathode contacts 170 and cathode pad 186 may be significantly greater than a contact area between anode contacts 160 and anode pad 184, and portions of LED die 100a to lOOf over cathode pad 186 may be significantly greater than portions of LED die 100a to lOOf over anode pad 184.
  • a reflective and electrically insulating filler 192 may be provided on submount body 182 between anode and cathode pads 184 and 186.
  • a reflective and electrically insulating filler 192 may be provided on submount body 182 between anode and cathode pads 184 and 186.
  • Submount body 182 may be alumina and/or aluminum nitride, and filler 192 may be white solder mask, a low modulus material (e.g., a silicone, a gel, etc.) loaded with titanium oxide particles, etc.
  • a width of gap 196 (and filler 192 therein) may be less than about 75 ⁇ or even less than about 40 ⁇ .
  • LED die 100a to lOOf are arranged in a rectangular array of 2 rows and 3 columns (with each row including a same number of LED die and with each column including a same number of LED die). Spacing between adjacent LED die may be about 0.1 mm, and all of the LED die may be provided within a circular perimeter of a lens 190 having a diameter of about 2.55 mm. Each LED die may have a width of about 0.35 mm and a length of about 0.47 mm, and ESD protection device 194 may have a width of about 0.3 mm and a length of about 0.6 mm.
  • widths of metallic bonds may be at least 60% of a width of the LED die (e.g., at least 0.21 mm), at least 70% of a width of the LED die (e.g., at least 0.25 mm), or even at least 90% of a width of the LED die (e.g., at least 0.32 mm).
  • lens 190 By providing that all of LEDs 100a to lOOf are sufficiently spaced from a perimeter of lens 190, an efficiency of light transmission through lens 190 may be improved. While lens 190 is not shown in the cross-section of Figure 7B, it will be understood that lens 190 may substantially form a hemisphere or hemispherical section on submount 180 surrounding all of LED die 100a to lOOf.
  • FIGS 8A and 8B illustrate plan and cross-sectional views of an array of six LED die 100a to lOOf electrically coupled in parallel between anode and cathode pads 184 and 186 of submount 180.
  • an electrostatic discharge (ESD) protection device 194 may be electrically coupled between anode and cathode pads 184 and 186.
  • anode and cathode pads 184 and 186 may be interdigitated, and LED die 100a to lOOf may bridge gap 196 between anode and cathode pads 184 and 186.
  • all of the LED die 100a to lOOf may be provided within a circular area of a same lens 190. While each LED die 100a to lOOf is shown with an individual phosphor layer 140 as discussed above with respect to Figure 1, a continuous phosphor layer may be provided over all of LED die 100a to lOOf as discussed above with respect to Figure 2.
  • surface areas of anode and cathode contacts 160 and 170 may be asymmetric, with cathodes 170 accounting for at least 70% of the combined contact area, at least 80% of the combined contact area, or even at least 90% of the combined contact area. Accordingly, LED die 100a to lOOf may asymmetrically bridge the gap 196 between a:
  • a contact area between cathode contacts 170 and cathode pad 186 may be significantly greater than a contact area between anode contacts 160 and anode pad 184, and portions of LED die 100a to lOOf over cathode pad 186 may be significantly greater than portions of LED die 100a to lOOf over anode pad 184.
  • a reflective and electrically insulating filler 192 may be provided on submount body 182 between anode and cathode pads 184 and 186.
  • a reflective and electrically insulating filler 192 may be provided on submount body 182 between anode and cathode pads 184 and 186.
  • Submount body 182 may be alumina and/or aluminum nitride, and filler 192 may be white solder mask, a low modulus material (e.g., a silicone, a gel, etc.) loaded with titanium oxide particles, etc.
  • a width of gap 1 6 (and filler 192 therein) may be less than about 75 ⁇ or even less than about 40 ⁇ .
  • LED die 100a to lOOf are arranged in a rectangular array of 2 rows and 3 columns. Dimensions of LED die and spacings therebetween may be the same as discussed above with respect to the structure of Figures 7A and 7B. In contrast to the structure of Figures 7A and 7B, however, LED die 100a to lOOf of both rows of Figures 8 A and 8B may be aligned such that anode contacts 160 of both rows are oriented toward a first side of submount 180 and cathode contacts 170 of both rows are oriented toward a second side of submount opposite the first side. While lens 190 is not shown in the cross-section of Figure 8B, it will be understood that lens 190 may substantially form a hemisphere on submount 180 surrounding all of LED die 100a to lOOf.
  • FIGS 9A and 9B illustrate plan and cross-sectional views of a substantially circular array of seven LED die 100a to lOOg electrically coupled in parallel between anode and cathode pads 184 and 186 of submount 180.
  • an electrostatic discharge (ESD) protection device 194 may be electrically coupled between anode and cathode pads 184 and 186.
  • ESD electrostatic discharge
  • all of LED die 100a to lOOg may be provided within a circular area of a same lens 190.
  • each of the LED die 100a to lOOg may share a same spacing relative to a perimeter of lens 190, and each of LED die 100a to lOOg may be oriented radially relative to center of the circular array and/or relative to a center of lens 190.
  • LED die 100a to lOOg of the circular array are spaced symmetrically relative to the perimeter of lens 190, a more uniform and/or efficient light output may be provided through lens 190.
  • LED die 100a to lOOg may bridge gap 196 between anode and cathode pads 184 and 186. While
  • a continuous phosphor layer may be provided over all of the LED die 100a to lOOg as discussed above with respect to Figure 2.
  • surface areas of anode and cathode contacts 160 and 170 may be asymmetric, with cathodes 170 accounting for at least 70% of the combined contact area, at least 80% of the combined contact area, or even at least 90% of the combined contact area. Accordingly, LED die 100a to lOOg may asymmetrically bridge the gap 196 between anode and cathode pads 184 and 186 of submount 180.
  • a contact area between cathode contacts 170 and cathode pad 186 may be significantly greater than a contact area between anode contacts 160 and anode pad 184, and portions of LED die 100a to lOOg over cathode pad 186 may be significantly greater than portions of LED die 100a to lOOg over anode pad 184.
  • a reflective and electrically insulating filler 192 may be provided on submount body 182 between anode and cathode pads 184 and 186.
  • a reflective and electrically insulating filler 192 may be provided on submount body 182 between anode and cathode pads 184 and 186.
  • Submount body 182 may be alumina and/or aluminum nitride, and filler 192 may be white solder mask, a low modulus material (e.g., a silicone, a gel, etc.) loaded with titanium oxide particles, etc.
  • a width of gap 196 (and filler 192 therein) may be less than about 75 ⁇ or even less than about 40 ⁇ .
  • each LED die may have a width of about 0.35 mm and a length of about 0.47 mm
  • ESD protection device 194 may have a width of about 0.3 mm and a length of about 0.6 mm.
  • widths of metallic bonds may be at least 60% of a width of the LED die (e.g., at least 0.21 mm), at least 70% of a width of the LED die (e.g., at least 0.25 mm), or even at least 90% of a width of the LED die (e.g., at least 0.32 mm).
  • lens 190 may substantially form a hemisphere on submount 180 surrounding all of LED die 10(
  • FIGS 10A and 10B illustrate plan and cross-sectional views of a substantially circular array of seven LED die 100a to lOOf electrically coupled in parallel between anode and cathode pads 184 and 186 of submount 180.
  • an electrostatic discharge (ESD) protection device 194 may be electrically coupled between anode and cathode pads 184 and 186 via respective metallic bonds 188.
  • ESD protection device 194 may include contacts 195 electrically and mechanically coupled to anode and cathode pads 184 and 186. As shown, all of LED die 100a to lOOf may be provided within a circular area of a same lens 190.
  • each of the LED die 100a to lOOf may share substantially a same spacing relative to a perimeter of lens 190.
  • each of LED die 100a to lOOf of Figures 10A and 10B may be oriented along a same axis (e.g., the vertical axis of Figure 10A), and anode and cathode pads 184 and 186 may be interdigitated.
  • LED die 100a to lOOf may bridge gap 196 between anode and cathode pads 184 and 186. While each LED die 100a to lOOf is shown with an individual phosphor layer 140 as discussed above with respect to Figure 1, a continuous phosphor layer may be provided over all of the LED die 100a to lOOf as discussed above with respect to Figure 2.
  • surface areas of anode and cathode contacts 160 and 170 may be asymmetric, with cathodes 170 accounting for at least 70% of the combined contact area, at least 80% of the combined contact area, or even at least 90% of the combined contact area. Accordingly, LED die 100a to lOOf may asymmetrically bridge the gap 196 between anode and cathode pads 184 and 186 of submount 180.
  • a contact area between cathode contacts 170 and cathode pad 186 may be significantly greater than a contact area between anode contacts 160 and anode pad 184, and portions of LED die 100a to lOOf over cathode pad 186 may be significantly greater than portions of LED die 100a to lOOf over anode pad 184.
  • a reflective and electrically insulating filler 192 may be provided on submount body 182 between anode and cathode pads 184 and 186.
  • a reflective and electrically insulating filler 192 may be provided on submount body 182 between anode and cathode pads 184 and 186.
  • Submount body 182 may be alumina and/or aluminum nitride, and filler 192 may be white solder mask, a low modulus material (e.g., a silicone, a gel, etc.) loaded with titanium oxide particles, etc.
  • each LED die may have a width of about 0.35 mm and a length of about 0.47 mm
  • ESD protection device 194 may have a width of about 0.3 mm and a length of about 0.6 mm.
  • widths of metallic bonds may be at least 60% of a width of the LED die (e.g., at least 0.21 mm), at least 70% of a width of the LED die (e.g., at least 0.25 mm), or even at least 90% of a width of the LED die (e.g., at least 0.32 mm).
  • lens 190 By providing that all of LEDs 100a to lOOf are sufficiently spaced from a perimeter of lens 190, an efficiency of light transmission through lens 190 may be improved. While lens 190 is not shown in the cross-section of Figure 7B, it will be understood that lens 190 may substantially form a hemisphere on submount 180 surrounding all of LED die 100a to lOOf.
  • Figure 11 A is a plan view of a submount 180 including anode and cathode pads 184 and 186 without LED die
  • Figure 1 IB is a plan view of an assembly including submount 180 with LED die 100a to lOOd mounted thereon.
  • a separate cross-sectional view is not provided for the structure of Figures 11A and 1 IB because the cross-sectional view would be substantially the same as that shown in Figure 7A.
  • four LED die 100a to lOOd may be electrically coupled in parallel between anode and cathode pads 184 and 186 of submount 180.
  • portions of anode pad 184 may extend between opposing portions of cathode pad 186, and LED die 100a to lOOd may bridge gap 196 between anode and cathode pads 184 and 186.
  • all of LED die 100a to 1 OOd may be provided within a circular area of a same lens 190.
  • Each LED die 100a to lOOd may be provided with an individual phosphor layer 140 as discussed above with respect to Figure 1, or a continuous phosphor layer may be provided over all of LED die 100a to lOOd as discussed above with respect to Figure 2.
  • surface areas of anode and cathode contacts (160 and 170) of LED die 100a to lOOd may be asymmetric, with cathodes accounting for at least 70% of the combined contact area, at least 80%) of the combined contact area, or even at least 90%> of the combined contact area. Accordingly, LED die 100a to lOOd may asymmetrically bridge the gap 196 between anode and cathode pads 184 and 186 of submount 180. Stated in othe
  • contacts and cathode pad 186 may be significantly greater than a contact area between anode contacts and anode pad 184, and portions of LED die 100a to lOOd over cathode pad 186 may be significantly greater than portions of LED die 100a to lOOd over anode pad 184.
  • a reflective and electrically insulating filler may be provided on submount body 182 between anode and cathode pads 184 and 186.
  • a body of submount body 180 may be alumina and/or aluminum nitride, and the filler may be white solder mask, a low modulus material (e.g., a silicone, a gel, etc.) loaded with titanium oxide particles, etc.
  • a width of gap 196 (and filler therein) may be about 75 ⁇ or less, or even less than about 40 ⁇ . Further dimensions of submount 180 and LED die 100a to lOOd are shown in Figures 11A and 1 IB with all dimensions given i units of millimeters (mm).
  • LED die 100a to lOOd are arranged in a rectangular array of 2 rows and 2 columns (with each row including a same number of LED die and with each column including a same number of LED die). Spacing between adjacent columns of LED die may be about 0.05 mm, spacings between adjacent rows of LED die may be about 0.075 mm, and all of the LED die may be provided within a circular perimeter of a lens 190 having a diameter of about 2.55 mm. Each LED die may have a width of about 0.7 mm and a length of about 0.7 mm.
  • widths of metallic bonds may be at least 60% of a width of the LED die (e.g., at least 0.42 mm), at least 70% of a width of the LED die (e.g., at least 0.49 mm), or even at least 90% of a width of the LED die (e.g., at least 0.63 mm).
  • lens 190 By providing that all of LEDs 100a to lOOd are sufficiently spaced from a perimeter of lens 190, an efficiency of light transmission through lens 190 may be improved. While a cross-section of lens 190 is not shown, it will be understood that lens 190 may substantially form a hemisphere on submount 180 surrounding all of LED die 100a to lOOd.
  • Figure 12A is a plan view of a submount 180 including anode and cathode pads 184 and 186 without LED die
  • Figure 12B is a plan view of an assembly including submount 180 with LED die 100a to lOOv mounted thereon
  • Figure 12C is a cross- sectional view take through LED die 100a, 1C
  • FIG. 12C-12C an array of twenty two LED die 100a to lOOv are electrically coupled in parallel between anode and cathode pads 184 and 186 of submount 180. As shown, anode and cathode pads 184 and 186 may be interdigitated, and LED die 100a to lOOv may bridge gap 196 between anode and cathode pads 184 and 186. Moreover, all of LED die 100a to lOOv may be provided within a circular area of a same lens 190.
  • each LED die 100a to lOOv is shown with an individual phosphor layer 140 as discussed above with respect to Figure 1, a continuous phosphor layer may be provided over all of the LED die 100a to lOOv as discussed above with respect to Figure 2.
  • surface areas of anode and cathode contacts 160 and 170 may be asymmetric, with cathodes 170 accounting for at least 70% of the combined contact area, at least 80% of the combined contact area, or even at least 90% of the combined contact area. Accordingly, LED die 100a to lOOv may asymmetrically bridge the gap 196 between anode and cathode pads 184 and 186 of submount 180.
  • a contact area between cathode contacts 170 and cathode pad 186 may be significantly greater than a contact area between anode contacts 160 and anode pad 184, and portions of LED die 100a to lOOv over cathode pad 186 may be significantly greater than portions of LED die 100a to lOOv over anode pad 184.
  • a reflective and electrically insulating filler 192 may be provided on submount body 182 between anode and cathode pads 184 and 186.
  • a reflective and electrically insulating filler 192 may be provided on submount body 182 between anode and cathode pads 184 and 186.
  • Submount body 182 may be alumina and/or aluminum nitride, and filler 192 may be white solder mask, a low modulus material (e.g., a silicone, a gel, etc.) loaded with titanium oxide particles, etc.
  • a width of gap 196 (and filler 192 therein) may be less than about 75 ⁇ or even less than about 40 ⁇ .
  • LED die 100a to lOOv are arranged in a linear array of four rows, and LED die of at least some adjacent rows may be offset so the array does not have conventional columns.
  • central rows (or lines) of the array are longer than peripheral rows (or lines) of the array (e.g., that central rows include a greater number of LED die than peripheral rows)
  • an increased number of LED die may be provided in the array while maintaining a sufficient spacing between all of the die and a perimeter of lens 190. Accordingly, a greater light output may be obtained without significantly reducing an efficiency o
  • a line of LED die may refer to any linear arrangement of LED die, such as a column of LED die or a row of LED die.
  • Spacings between adjacent LED die in a row may be about 0.05 mm, spacings between LED die of adjacent rows may be about 0.075 mm, and all of the LED die may be provided within a circular perimeter of a lens 190 having a diameter of about 3 mm.
  • Each LED die may have a width of about 0.35 mm and a length of about 0.47 mm.
  • widths of metallic bonds may be at least 60% of a width of the LED die (e.g., at least 0.21 mm), at least 70% of a width of the LED die (e.g., at least 0.25 mm), or even at least 90% of a width of the LED die (e.g., at least 0.32 mm).
  • lens 190 By providing that all of LEDs 100a to lOOv are sufficiently spaced from a perimeter of lens 190, an efficiency of light transmission through lens 190 may be improved. While lens 190 is not shown in the cross-section of Figure 12C, it will be understood that lens 190 may substantially form a hemisphere on submount 180 surrounding all of LED die 100a to lOOv.
  • Figure 13A is a plan view of a submount 180 including anode and cathode pads 184 and 186 without LED die
  • Figure 13B is a plan view of an assembly including submount 180 with 54 LED die 100a to lOObbb mounted thereon.
  • a separate cross-sectional view is not provided because the cross-sectional structure will be understood in light of the previously provided cross-sections.
  • a cross-section taken through LED die 100a, lOOj, lOOp, and lOOcc would be substantially the same as that illustrated in Figure 12C.
  • an array of 54 LED die 100a to 1 OObbb are electrically coupled in parallel between anode and cathode pads 184 and 186 of submount 180. As shown, anode and cathode pads 184 and 186 may be interdigitated, and LED die 100a to lOObbb may bridge gap 196 between anode and cathode pads 184 and 186.
  • LED die 100a to lOObbb may be provided within a circular area of a same lens 190. While each LED die 100a to lOObbb may have an individual phosphor layer 140 as discussed above with respect to Figure 1, a continuous phosphor layer may be provided over all of LED die 100a to lOObbb as discussed above with respect to Figure 2. [00169] As discussed above with respect to Figures 3A to 3C, surface areas of anode and cathode contacts of the LED die m
  • LED die 100a to lOObbb may asymmetrically bridge the gap 196 between anode and cathode pads 184 and 186 of submount 180.
  • a contact area between cathode contacts and cathode pad 186 may be significantly greater than a contact area between anode contacts and anode pad 184, and portions of LED die 100a to lOObbb over cathode pad 186 may be significantly greater than portions of LED die 100a to lOObbb over anode pad 184.
  • a reflective and electrically insulating filler may be provided on submount body 182 between anode and cathode pads 184 and 186.
  • Submount body for example, may be alumina and/or aluminum nitride, and filler may be white solder mask, a low modulus material (e.g., a silicone, a gel, etc.) loaded with titanium oxide particles, etc.
  • a width of gap 196 (and filler therein) may be about 75 ⁇ or less, or even less than about 40 ⁇ .
  • LED die 100a to 1 OObbb are arranged in a linear array of seven rows (or horizontal lines) and ten columns (or vertical lines). Moreover, central rows of the array are longer than peripheral rows of the array, so that central rows include a greater number of LED die than peripheral rows. Similarly, central columns of the array are longer than peripheral columns of the array, so that central rows include a greater number of LED die than peripheral columns. By providing that central rows and/or columns of the array are longer than peripheral rows and/or columns of the array, an increased number of LED die may be provided in the array while maintaining a sufficient spacing between all of the die and a perimeter of lens 190.
  • a greater light output may be obtained without significantly reducing an efficiency of output from perimeter LED die of the array.
  • a line of LED die may refer to any linear arrangement of LED die, such as a column of LED die or a row of LED die.
  • Spacings between adjacent LED die in a row may be about 0.05 mm, spacings between LED die of adjacent rows may be about 0.075 mm, and all of the LED die may be provided within a circular perimeter of a lens 190 having a diameter of about 4.42 mm.
  • Each LED die may have a width of about 0.35 mm and a length of about 0.47 mm.
  • widths of metallic bonds i.e., solder layers 188) between anode contacts 160 and anode pad 184 and between cathode contacts 170 and cathode pad 186 (in the horizontal direction o
  • lens 190 may be at least 60% of a width of the LED die (e.g., at least 0.21 mm), at least 70% of a width of the LED die (e.g., at least 0.25 mm), or even at least 90% of a width of the LED die (e.g., at least 0.32 mm).
  • Figure 14A is a plan view of a submount 180 including anode pad 184, cathode pad 186, and island pads 185 without LED die
  • Figure 14B is a plan view of an assembly including submount 180 with LED die 100a to lOOp mounted thereon
  • Figure 14C is a cross-sectional view take through LED die 100c to lOOf (as indicated by section line 14C-14C).
  • an array of 16 LED die 100a to lOOp are electrically coupled in series between anode and cathode pads 184 and 186 of submount 180.
  • island pads 185 may provide electrical connection between LED die that are electrically adjacent in the series connection between anode and cathode pads 184 and 186. Moreover, anode, cathode and island pads 184, 186, and 185 may be separated by gaps 196 and/or reflective and electrically insulating filler 192. Electrical coupling may thus be provided from anode pad 184 through LED die 100a, 100b, 100c, ... lOOp (in alphabetical order) to cathode pad 105.
  • each island pad 185 may provide electrical coupling between an anode contact 160 and a cathode contact of electrically adjacent LED die, and each LED die may bridge a gap between anode pad 184 and an island pad 185, between two island pads 185, or between an island pad 185 and cathode pad 186.
  • LED die 100a to lOOp may be provided within a circular area of a same lens 190. While each LED die 100a to lOOp is shown with an individual phosphor layer 140 as discussed above with respect to Figure 1, a continuous phosphor layer may be provided over all of the LED die 100a to lOOp as discussed above with respect to Figure 2.
  • surface areas of anode and cathode contacts 160 and 170 may be asymmetric, with cathodes 170 accounting for at least 70% of the combined contact area, at least 80%) of the combined contact area, or even at least 90% of the combined contact area. Accordingly, LED die 100a to lOOv may asymmetrically bridge the gap 196 between anode and cathode pads 184 and 186 of submount 180. Stated in other words, a contf
  • cathode pad 186 may be significantly greater than a contact area between anode contacts 160 and anode pad 184, and portions of LED die 100a to lOOv over cathode pad 186 may be significantly greater than portions of LED die 100a to lOOv over anode pad 184.
  • a reflective and electrically insulating filler 192 may be provided on submount body 182 between anode, island, and cathode pads 184, 185, and 186.
  • a reflective and electrically insulating filler 192 may be provided on submount body 182 between anode, island, and cathode pads 184, 185, and 186.
  • Submount body 182 may be alumina and/or aluminum nitride, and filler 192 may be white solder mask, a low modulus material (e.g., a silicone, a gel, etc.) loaded with titanium oxide particles, etc.
  • a width of gap 196 (and filler 192 therein) may be less than about 75 ⁇ or even less than about 40 ⁇ .
  • LED die 100a to lOOp are arranged in a linear array of four rows (or horizontal lines) and four columns (or vertical lines). Moreover, central rows of the array are longer than peripheral rows of the array so that central rows have a larger number of LED die than peripheral rows, and central columns of the array are longer than peripheral columns of the array so that central columns have a larger number of LED die than peripheral columns. By providing that central rows and/or columns of the array are longer than peripheral rows and/or columns of the array, an increased number of LED die may be provided in the array while maintaining a sufficient spacing between all of the die and a perimeter of lens 190.
  • a greater light output may be obtained without significantly reducing an efficiency of output from perimeter LED die of the array.
  • a line of LED die may refer to any linear arrangement of LED die, such as a column of LED die or a row of LED die.
  • Spacings between adjacent LED die in a row may be about 0.05 mm, spacings between LED die of adjacent rows may be about 0.05 mm, and all of the LED die may be provided within a circular perimeter of a lens 190 having a diameter of about 3 mm.
  • Each LED die may have a width of about 0.35 mm and a length of about 0.47 mm.
  • widths of metallic bonds may be at least 60% of a width of the LED die (e.g., at least 0.21 mm), at least 70% of a width of the LED die (e.g., at least 0.25 mm), or even at least 90% of a width of the LED die (e.g., at least 0.32 mm).
  • lens 190 may substantially form a hemisphere on submount 180 surrounding all of LED die 100a to lOOp.
  • Figure 15A is a plan view illustrating a submount 180 with anode, island, and cathode pads 184, 185, and 186 for a series array of LED die
  • Figure 15B is a pian view of the submount of Figure 15 A populated with a serially connected array of LED die 100a to lOOp.
  • the structure of Figures 15A and 15B is similar to that of Figures 14A, 14B, and 14C, with the difference being that the submount of Figures 15A and 15B is provided for larger LED die having dimensions of 0.7 mm by 0.7 mm. Other dimensions of Figures 15A and 15B are provided in millimeters (mm).
  • the current path traverses vertically through each column from anode pad 184 to cathode pad 186. More particularly, the current path traverses down through the left most column (including LED die 100a to 100b), up through the next column (including LED die 100c to lOOf), down through the next column (including LED die lOOg to lOOj), up through the next column (including LED die 100k to 100 ⁇ ), and down through the left most column (including LED die 100 ⁇ to lOOp).
  • Figure 16A is a plan view illustrating a submount 180 with anode, island, and cathode pads 184, 185, and 186 for a series array of LED die
  • Figure 16B is a plan view of the submount of Figure 16A populated with a serially connected array of seventeen LED die 100a to lOOq.
  • the structure of Figures 16A and 16B is similar to that of Figures 15A and 15B, with differences being that the submount of Figures 16A and 16B provides horizontal current paths and offsets between LED die of adjacent rows. Dimensions of Figures 16A and 16B are provided in millimeters (mm). In Figure 16B, the current path traverses horizontally through each row from anode pad 184 to cathode pad 186.
  • the current path traverses from right to left through the uppermost row (including LED die 100a to 100b), left to right through the next row (including LED die 100c to lOOf), right to left through the next row (including LED die lOOg to 100k), left to right through the next row (including LED die 1001 to 100 ⁇ ), and right to left through the bottom most row (including LED die lOOp to lOOq).
  • Figure 17A is a plan view illustrating yet another submount 180 with anode, island, and cathode pads 184, 185, and 186 for a series array of LED die
  • Figure 17B is a plan view of the submount of Figure 17A populated with a serially connected array of sixteen LED die 100a to lOOp.
  • the current path traverses vertically through each column from anode pad 184 to cathode pad 186. More particularly, the current path traverses down through the left most column (including LED die 100a to 100b), up through the next column (including LED die 100c to lOOf), down through the next column (including LED die lOOg to lOOj), up through the next column (including LED die 100k to 100 ⁇ ), and down through the left most column (including LED die 100 ⁇ to lOOp).
  • individual phosphor layers 140 may be provided for each LED die 100.
  • a continuous and conformal phosphor layer 140' may be provided on the array of LED die 100 and on portions of the submount between LED die as shown in Figure 18.
  • the conformal phosphor layer 140' may have a thickness that is less than a thickness of the LED die 100 and that is less than half of a spacing between adjacent LED die 100.
  • a single lens 190 may be provided on the array as shown in Figure 19. While Figures 18 and 19 show a series arrangement of LED die 100 on island pads 185, a continuous and conformal phosphor layer 140' and/or a lens may be provided on any of the parallel or series arrays discussed above.
  • a dam 195 may surround the array of LED die 100 as shown in the cross-sectional view of Figure 20, and the dam 195 may be used to confine a phosphor layer 140" that may be dispensed as a liquid therein and then solidified.
  • the dam 195 and phosphor layer 140" may be substituted for a lens 190 and phosphor layer 140/140' in any of the structures discussed above.
  • the dam 195 may define a perimeter surrounding the array of LED die 100, wherein the perimeter defined by the dame 195 has a placement and dimensions corresponding to those of a perimeter of a lens 190 as discussed above with respect to Figures 7A, 8A, 9A, 10A, 11B, 12B, 13B, 14B, and 16B.
  • phosphor layer 140" may have a thickness that is greater than a thickness of LED die 100 (including cathode/anode contacts and bonding metal 188.) While dam 195 and thick phosphor layer 140" are shown with a series array of LED die 100 and island pads 185, dam 195 and thick phosphor layer 140" may be used with any of the parallel or series structures discussed above.
  • an LED assembly includes an array of sixteen LED die electrically coupled in series on a submount and encapsulated in a common len:
  • LED die of the array may be arranged in columns (more generally referred to as lines) with the serial current path defined up and down through columns of the array.
  • different columns of LEDs may include different numbers of LED die and/or LED die of adjacent columns may be offset so that the relatively large array of LED die may be arranged with sufficient spacing between a perimeter of the lens and all of the LED die of the array.
  • an efficiency of light output from the array of LED die through the lens may be improved.
  • sixteen LED die may be solder bonded to electrically conductive pads of the submount as discussed above, for example, with respect to Figures 1-6 and 15 A-B.
  • Each LED die of the array may have dimensions of about 350 micrometers by about 470 micrometers (for a surface area of about 164,500 square micrometers or about 0.1645 square mm), to provide a total active light emitting area for the LED assembly of about 2.63 square mm.
  • the submount may have dimensions of about 5 mm by 5 mm for a surface area of about 25 square mm. Spacings between adjacent LED die may be about 425 micrometers.
  • LED die arrangements/spacings shown in Figure 21B may provide improved luminous flux, for example, by reducing light absorption between LED die and/or by maintaining adequate spacings between all LED die of the array and a perimeter of the lens.
  • each of the 16 LED die may have a forward operating voltage Vf of about 3 volts, and the serially coupled array of the 16 LED die may have a forward operating voltage of about 46 volts.
  • Vf forward operating voltage
  • the serially coupled array of the 16 LED die may have a forward operating voltage of about 46 volts.
  • the LED assembly of Figures 21 A-B provided a luminous flux of about 146 lm and a color rendering index (CRT) of about 70.
  • FIG. 22A A similar LED assembly with a smaller submount and a serially coupled array of smaller LED die may be provided as shown in Figures 22A-D.
  • an LED submount is provided for an array of sixteen LED die electrically coupled in series
  • Figure 22B-C show arrays of LED die packaged on the submount of Figure 22A with different lenses/phosphors.
  • Electrically conductive anode, island, and cathode pads of the submount of Figures 22A-D for example, may be provided substantially as shown in Figures 14A and/or 17 A.
  • lines with the serial current path defined to the left and right through rows of the array.
  • different rows and/or columns of LEDs may include different numbers of LED die so that the relatively large array of LED die may be arranged with sufficient spacing between a perimeter of the lens and all of the LED die of the array. Accordingly, an efficiency of light output from the array of LED die through the lens may be improved.
  • sixteen LED die may be solder bonded to electrically conductive pads of the submount as discussed above, for example, with respect to Figures 1-6, 14A-C, and 17A-B.
  • Each LED die of the array may have dimensions of about 240 micrometers by about 470 micrometers (for a surface area of about 76,800 square micrometers or about 0.0768 square mm), to provide a total active light emitting area for the LED assembly of about 1.23 square mm.
  • the submount may have dimensions of about 3.5 mm by 3.5 mm for a surface area of about 12.25 square mm.
  • LED die arrangements/spacings for the LED arrays of Figures 22A-D may provide improved luminous flux, for example, by reducing light absorption between LED die and/or by maintaining adequate spacings between all LED die of the array and a perimeter of the lens.
  • each of the 16 LED die may have a forward operating voltage Vf of about 3.08 volts
  • the serially coupled array of the 16 LED die may have a forward operating voltage of about 49.4 volts.
  • an operating current of about 21.9 mA through the serially coupled array of 16 LED die a forward operating voltage of about 49.4 volts, and a resulting power of about 1.08 Watts (electrical Watts) consumed by the array of 16 LED die
  • the LED assembly of Figure 22B provided a radiant flux of about 537 mW at a wavelength of 454 nm
  • the LED assembly of Figure 22C provided a cool white output measured as 133 lumens at 6500K
  • the LED assembly of Figure 22D provided a warm white output measured as 104 lumens at 3080K.
  • each LED die of Figures 22B-D may generate a light output having a wavelength of about 454 nm with an operating current of about 20 ma at a power of about 32 mw.
  • some embodiments may enable relatively small area LED submounts (e.g., 25 square mm or less, or even 12.25 square mm or less) for higher voltage application LED arrays.
  • Such LEDs may provide Vfs of at least about 12V, at least about 24V, at least about 36V, at least about 42V, at least about 48V, at least about 50V, or even greater than 54V (assuming that each LED die has a Vf of about 3 V) with corresponding higher efficiencies due to lowe
  • LED assemblies may include serially coupled LED die on a submount having a total surface area in the range of about 0.5 square mm to about 5.0 square mm, and more particularly, in the range of about 1 square mm to about 3 square mm.
  • Each individual LED die have a surface area in the range of about .01 square mm to about .3 square mm, and more particularly, in the range of about .05 square mm to about .2 square mm.
  • a serially coupled array of 16 LED die may provide a combined LED die surface area in the range of about 0.16 square mm to about 4.8 square mm, and more particularly, in the range of about 0.8 square mm to about 3.2 square mm.
  • the array may provide a total forward operating voltage greater than about 45 volts, greater than about 48 volts, greater than about 50 volts, or even greater than about 54 volts.
  • the LED die may be solder bonded to submount pads eliminating wirebonds between LED die of the array and improving electrical coupling between LED die of the array.
  • each LED die may include a diode region having first and second opposing faces and including therein an n-type layer and a p- type layer with the first face between the second face and the packaging substrate.
  • each LED die may ohmically contact the p-type layer and may extend on the first face between the first face and the packaging substrate
  • the cathode contact may ohmically contact the n-type layer and may extend on the first face between the first face and the packaging substrate.
  • adjacent LED die may be spaced apart by distances in the range of about 20 micrometers to about 500 micrometers, by distances in the range of about 40 micrometers to about 150 micrometers, or even by distances in the range of about 50 micrometers to about 100 micrometers.
  • These electronic devices may be assembled by sequentially (and individually) placing each of a plurality of light emitting diode (LED) die on the submount, and by performing a reflow operation to provide a metallic bond between anode and cathode contacts of each of the LED die and the subm
  • the LED die By sequentially/individually placing relatively small LED die, the LED die can be individually tested to provide improved yield relative to large area LED die and/or relative to arrays of LED die maintained on a growth substrate during placement operations.
  • flux may be provided between the LED die and the submount, and the reflow operation may be performed after placing all of the LED die on the submount.
  • a temperature of the submount may be maintained above a reflow temperature for metallic bonding while the plurality of LED die are placed on the submount.
  • the plurality of LED die may be electrically coupled in series, wherein each of the plurality of LED die has a forward operating voltage in the range of about 2 volts to about 4 volts, and wherein a forward operating voltage of the serially coupled plurality of LED die is at least about 12 volts. More particularly, each of the LED die may have a forward operating voltage in the range of about 2.5 volts to about 3.5 volts (e.g., about 3 volts), and the forward operating voltage of the serially coupled plurality of LED die may be at least about 12 volts, at least about 24 volts, at least about 36 volts, at least about 48 volts, or even at least about 54 volts.
  • the plurality of serially coupled LED die may include at least about 4 LED die, at least about 8 LED die, at least about 12 LED die, or even at least about 16 LED die.
  • the plurality of LED die may be electrically coupled in parallel.
  • an effective yield of LED die may be improved because a larger percentage of a fabrication wafer will be converted to useful LED die when smaller die are produced.
  • the plurality of parallel LED die may include at least about 4 LED die, at least about 8 LED die, at least about 12 LED die, or even at least about 16 LED die. Going to LED die sizes beyond 1mm or 1.4mm may be prohibitive from a cost and manufacturing perspective to provide desired performance and light extraction. Instead of a 1.4 mm LED die, for example, four 700 micrometer LED die may be used.
  • Die yield percentage per wafer may increase as LED die size is reduced. For a 700 micrometer LED die, an extraction efficiency per chip may improve because the rations of outer to inner surface is reduced. Increasing a thickness of a large LED die (e.g., a 1.4 mm LED die) to increase extraction efficiency may be impractical due to costs for dicing saw blades and for starting substrate thickness. [00197] Moreover, the plurality of LED die may be bonded to a surface of the submount having a surface are of less than ab
  • arrays of LED die including at least 4, at least 8, at least 12, or even at least 16 LED die may be provided on these relatively small submounts.
  • Figures 23A, 23B, and 23C are respective top side, edge, and bottom side views of an LED (light emitting diode) packaging submount (with dimensions shown in mm) according to additional embodiments of the present invention.
  • Figure 23D is a enlarged cross sectional view of the submount of Figures 23 A, 23B, and 23C illustrating dimensions of top side and bottom side metallizations
  • Figure 23E is a table providing a legend of materials and dimensions.
  • a patterned metallization e.g., including electroless copper on titanium and/or gold
  • on the top side of the submount may provide a positive electrical contact 2301, a negative electrical contact 2303, and a plurality of interconnection islands 2305 therebetween.
  • each of the interconnection islands may provide an electrical coupling between two serially coupled LEDs in an assembled device.
  • electrically insulating gaps 2307 may separate the positive electrical contact 2301, the negative electrical contact 2303, and the interconnection islands 2305.
  • electrically conductive via holes 2319 may provide electrical coupling between positive and negative electrical contacts 2301 and 2303 on the submount top side and respective positive and negative electrical contacts on the submount bottom side.
  • Backside electrical contacts 2321 and 2323 may thus be soldered to a next level packaging substrate (e.g., a printed circuit board or PCB) to provide electrical and mechanical coupling between the submount and the next level packaging substrate without requiring wirebonds between the submount of Figures 23A-E.
  • thermally conductive pad 2325 may be provided on the backside of the submount between backside electrical contacts 2321 and 2323, and thermally conductive pad 2325 may be soldered to the next level packaging substrate to increase thermal coupling between the submount and the next level packaging substrate.
  • thermally conductive pad 2325 on a thermally conductive but electrically insulating submount substrate may thus increase conduction of heat away from light emitting diodes on the front side of the submount.
  • backside electrical contacts 2321 and 2323 and thermally conductive pad 2325 may be patterned from a same layer of a same electrically and thermally conductive material(s) (e.g., one or more layers of metals and/or metal alloys) so that electrically conductive gaps 2327 are provided therebetw
  • thermally conductive pad 2325 may be patterned from a metallization including electroless copper on titanium and/or gold. Thermally conductive pad 2325 may thus be electrically isolated from electrical contact 2321, electrical contact 2323, positive electrical contact 2301, negative electrical contact 2303, and/or interconnection islands 2305.
  • Figure 24 illustrates an enlarged top view of the submount of Figures 23 A- 23E populated with 75 serially connected LEDs Dl to D75, and each LED may have a forward voltage drop in the range of about 2.5 volts to about 3.5 volts.
  • 75 serially connected LEDs with each LED having a forward voltage drop of about 3 volts, for example, a voltage drop of about 225 to 230 volts may be provided between positive and negative electrical contacts 2301 and 2303.
  • the 75 LEDs of Figure 24 may be electrically coupled in series between positive and negative electrical contacts 2301 and 2303 through the interconnection islands 2305 (seventy four of which are included in the embodiment of Figures 23A-E and 24). Accordingly, a voltage of about 225 volts may be applied between positive and negative electrical contacts 2301 and 2303 to power the device.
  • LED Dl is coupled between positive electrical contact 2301 and LED D2; LED D2 is coupled between LEDs Dl and D3; LED D3 is coupled between LEDs D2 and D4; LED D4 is coupled between LEDs D3 and D5; LED D5 is coupled between LEDs D4 and D6; etc.
  • LED D72 is coupled between LEDs D71 and D73; LED 73 is coupled between LEDs D72 and D74; LED D74 is coupled between LEDs D73 and D75; and LED D75 is coupled between LED D74 and negative electrical contact 2303.
  • Metallization of positive/negative electrical contacts 2301 and 2303 and interconnection islands 2305 and reflective solder mask material provided in the insulating gaps 2307 therebetween may thus provide a reflective surface to improve light output from the LEDs in the completed device.
  • a reflective surface provided by the metallization and reflective solder mask material may extend well beyond the LEDs to provide a reflective backing over an entirety of a lens provided on the LEDs.
  • a single optical element e.g., phosphor layer and/or lens
  • the 75 LEDs may be confined within a substantially circular area of the submount having a diameter of no more than about 6 mm, and more particularly, no n
  • a 225 to 230 volt device with 75 LEDs may thus be assembled on a single submount with a single optical element (e.g., a phosphor layer, a lens, etc.) thereon, and all 75 LEDs may be provided in a central area of an 8 mm lens to improve light output in a submount package having dimensions of about 9 mm by 9 mm.
  • a single optical element e.g., a phosphor layer, a lens, etc.
  • a phosphor light converting layer may be provided on the LEDs as discussed above with respect to Figures 18 and 20.
  • the tightly packed LEDs may be provided on a still smaller submount (e.g., having dimensions of about 5 mm by 5 mm) using the layout of Figures 23 A- E and 24.
  • a dam (illustrated by the dashed circle 2395 of Figure 24) may surround the array of LEDs as discussed above with respect to dam 195 of Figure 20, and the dam 2395 may be used to confine a phosphor layer that may be dispensed as a liquid therein and then solidified.
  • the phosphor layer may thus define a continuous optical coating on the plurality of LEDs and on the submount so that LEDs Dl to D75 are between the optical coating and the submount.
  • the phosphor layer may include a layer of a transparent and/or translucent material including a phosphor material (e.g., a yellow phosphor that converts blue light to yellow light) therein.
  • Blue emitting LEDs may thus be assembled on the submount with a yellow phosphor layer provided thereon so that a blue shifted yellow light output is generated.
  • the phosphor layer may include first and second different phosphor materials configured to emit different wavelengths of light responsive to light generated by the assembled LEDs.
  • the phosphor layer may include first, second, and third different phosphor materials configured to emit respective first, second, and third different wavelengths of light responsive to light generated by the assembled LEDs.
  • the assembled LEDs may generate blue light
  • the phosphor layer may include a binder, a first phosphor (e.g., an aluminum garnet-based phosphor) that is configured to down-convert blue light to radiation having a peak wavelength in the green color range that has a full width half maximum bandwidth that extends into the cyan color range, a second phosphor (e.g., an aluminum garnet-based phosphor) that is configured to down-convert blue light to radiation having a peak wavelength in the yellow color range, and a third phosphor (e.g., a nitride-based and/or oxynitride-based phosphor) that is configured to down-convert blue light to radiation having a peak wavelength in the red color range.
  • a first phosphor e.g., an aluminum garnet-
  • a thickness of the continuous optical coating may be greater than a thickness of each of the LEDs relative to the top surface of the submount, and a surface of the continuous optical coating opposite the submount may be substantially planar over the area including the LEDs. While a planar phosphor layer may be used as discussed above, other optical elements may be used on LEDs for the submounts of Figures 23A-E and 24 such as a conformal phosphor layer(s) as discussed above with respect to Figure 18 and/or a convex lens element(s) as discussed above with respect to Figure 19.
  • an optic area may be defined by an area of the submount covered by the continuous optical coating (e.g., an area of the submount within dam 2395, and/or an area of the submount covered by a convex lens element), and the LEDs on the submount (e.g., LEDs Dl to D75) may be configured to generate at least 20 lumens per square millimeter of the optic area while delivering at least 100 lumens per watt of power consumed by the plurality of light emitting diodes between the continuous optical coating and the submount while delivering at least 600 absolute lumens from the plurality of light emitting diodes between the continuous optical element (e.g., phosphor layer) and the submount.
  • the continuous optical element e.g., phosphor layer
  • the LEDs on the submount may be configured to generate at least 25 lumens per square millimeter of the optic area while delivering at least 100 lumens per watt of power consumed.
  • the optic area may be in the range of about 20 square millimeters to about 200 square millimeters.
  • Each LED of Figure 24 may have a structure as discussed above, for example, with respect to Figures 1 and 2.
  • Each LED may include a diode region having first and second opposing faces including therein an n-type layer and a p-type layer, an anode contact that ohmically contacts the p-type layer and extends on the first face, and a cathode contact that ohmically contacts the n-type layer and extends on the first face.
  • a support substrate may be provided on the second face of the diode region, with the diode region being between the support substrate and the anode and cathode contacts, and with the support substrate having a thickness of at least about 50 micrometers.
  • the support substrate may be a portion of an epitaxial growth substrate remaining after dicing the LED from a processing wafer so that the support substrate and the diode region have aligned ci
  • the support substrate may be bonded to the diode region after removing the diode region from a growth substrate. Once the LED is assembled on the submount as shown in Figure 24, the diode region may thus be between the support substrate and the submount.
  • Each LED may be mechanically and electrically coupled to respective interconnection islands 2905, positive electrical contact 2901, and/or negative electrical contact 2903 using first and second metallic (e.g., solder) bonds located physically between the LED and the submount as discussed above, for example, with respect to Figures 1 and/or 2. More particularly, each LED may include an anode contact electrically and mechanically coupled to one of interconnection islands 2905, positive electrical contact 2901, and/or negative electrical contact 2903 using a first metallic bond physically located between the anode contact and the submount. Similarly, each LED may include a cathode contact electrically and mechanically coupled to another of interconnection islands 2905, positive electrical contact 2901, and/or negative electrical contact 2903 using a second metallic bond physically located between the cathode contact and the submount.
  • first and second metallic bonds located physically between the LED and the submount as discussed above, for example, with respect to Figures 1 and/or 2. More particularly, each LED may include an anode contact electrically and mechanically coupled to one of interconnection islands 29
  • LEDs may be assembled on the submount of Figures 23 A and 24 without wirebonding. Adjacent LEDs of the array illustrated in Figure 24 may thus be spaced apart by a distance in the range of about 20 micrometers to about 500 micrometers.
  • portions of metallization islands may extend to a perimeter of the metallization. Accordingly, positive and negative electrical contacts 2301 and 2303 may be separated by electrically isolated/separated portions of the metallization (e.g., extensions of metallization islands used to interconnect LEDs of the array). A difference in voltage between any two adjacent metallization regions may thus be reduced thereby reducing a possibility of metal migration (e.g., silver migration) between two adjacent areas of metallization.
  • metal migration e.g., silver migration
  • a voltage difference between any two adjacent metallization regions may be less than 60 volts, and more particularly, less than 40 volts, and still more particularly, less than 30 volts, even though 225 volts is applied between positive and negative electrical contacts 2301 and 2303.
  • metallization region 2305-1 may be an oversized interconnection island providing electrical connection between LEDs D10 and Dl 1 ;
  • metallization region 2305-1 may be an oversized interconnection island providing electrical connection between LEDs D10 and Dl 1; metallization region 2305-2 may be an oversized interconnection island providing electrical connection between LEDs D25 and D26;
  • metallization region 2305-3 may be an oversi
  • metallization region 2305-4 may be an oversized interconnection island providing electrical connection between LEDs D58 and D59;
  • metallization region 2305-5 may be an oversized interconnection island providing electrical connection between LEDs D71 and D72;
  • metallization region 2305-6 may be an oversized interconnection island providing electrical connection between LEDs D4 and D5;
  • metallization region 2305-7 may be an oversized interconnection island providing electrical connection between LEDs D17 and D18; metallization region 2305-8 may be an oversized interconnection island providing electrical connection between LEDs D33 and D34;
  • metallization region 2305-9 may be an oversized interconnection island providing electrical connection between LEDs D50 and D51 ; and metallization region 2305-10 may be an oversized interconnection island providing electrical connection between LEDs D65 and D66.
  • an operating voltage of each region 2305-1 to 2305-10 may be defined by LEDs to which it is connected.
  • portions of metallization islands 2305-1 to 2305-10 shown extending to the perimeter of the metallization pattern are also used to couple LEDs of adjacent columns, electrically isolated/floating reflective portions of the metallization may provide the desired reflectivity. Additional (optional) reflective and insulating gaps, for example, may be provided along the dashed lines 2341 of Figure 24 to electrically isolate extended portions of metallization islands 2305-1 to 2305-10 from the array of LEDs.
  • gaps 2307 between one or more of separate electrically isolated portions 2305- 1 to 2305-5 may be omitted and gaps 2307 between one or more of separate electrically isolated portions 2305-6 to 2305-10 may be omitted provided that the extended portions are isolated from the LED array with gaps along the dashed lines 2341.
  • the LED assembly of Figures 23A-D and 24 may provide a flux output (at a color temperature of about 3,000K) in the range of about 625 lumens to about 675 lumens, thereby providing an efficacy in the range of 100 lumens/watt to about 110 lumens/watt.
  • the LED assembly of Figure 24 may provide a flux output (at a color temperature of about 3,000K) in the range of about 1250 lumens to about 1350 lumens, thereby providing an efficacy in the range of 83 lumens/watt to about 90 lumens/watt.
  • the assembly may provide greater than 125 lumens per watt (at a color temperature of 3000K).
  • the LED assembly may be available over a full range of color temperatures from 2700K to 5000K (e.g., 2700K, 3000K, 3500K, 4000K, or 5000K) and with options for minimum CRIs ⁇
  • degrees may be provided with submount dimensions of 9 mm by 9 mm, and with an optical source (e.g., lens) having a diameter of 8 mm.
  • an optical source e.g., lens
  • easywhite 4 and 2 step binning may be available, and lifetimes greater than 50,000 hours may be available.
  • Figure 25 is a photograph illustrating an array of submounts according to Figures 23A-23E populated with LEDs according to Figure 24.
  • Figure 26 is a photograph illustrating a submount populated with LEDs according to Figure 24 with a lens thereon according to Figure 19 (without a phosphor layer).
  • Figure 27 is a photograph illustrating a an array of submounts according to Figures 23 A-23E populated with LEDs according to Figure 24 with a phosphor layer thereon according to Figure 19.
  • Figure 28 is a photograph illustrating a submount populated with LEDs according to Figure 24 with a phosphor layer and lens thereon according to Figure 19.
  • Figures 29A, 29B, and 29C are respective top side, edge, and bottom side views of an LED (light emitting diode) packaging submount (with dimensions shown in mm) according to additional embodiments of the present invention.
  • Figure 29D is a enlarged cross sectional view of the submount of Figures 29 A, 29B, and 29C illustrating dimensions of top side and bottom side metallizations
  • Figure 29E is a table providing a legend of materials and dimensions.
  • a patterned metallization e.g., including electroless copper on titanium and/or gold
  • on the top side of the submount may provide a positive electrical contact 2901, a negative electrical contact 2903, and a plurality of interconnection islands 2905 therebetween.
  • each of the interconnection islands may provide an electrical coupling between two serially coupled LEDs in an assembled device.
  • electrically insulating gaps 2907 may separate the positive electrical contact 2901, the negative electrical contact 2903, and the interconnection islands 2905.
  • electrically conductive via holes 2919 may provide electrical coupling between positive and negative electrical contacts 2901 and 2903 on the submount top side and respective backside electrical contacts 2921 and 2923 on the submount bottom side.
  • Backside electrical contacts 2921 and 2923 may thus be soldered to a next level packaging substrate (e.g., a printed circuit board or PCB) to provide electrical and mechanical coupling between the submount and the next level packaging substrate without requiring wirebonds.
  • thermally conductive pad 2925 may be provided on the backside of the submount between backside electrical contacts 2921 and 2923, and thermally conductive pad 2925 may be soldered to the next level i
  • thermally conductive pad 2925 on a thermally conductive but electrically insulating submount substrate may thus increase conduction of heat away from light emitting diodes on the front side of the submount.
  • backside electrical contacts 2921 and 2923 and thermally conductive pad 2925 may be patterned from a same layer of a same electrically and thermally conductive material(s) (e.g., one or more layers of metals and/or metal alloys) so that electrically conductive gaps 2927 are provided therebetween.
  • back side electrical contacts 2921 and 2923 and thermally conductive pad 2925 may be patterned from a metallization including electroless copper on titanium and/or gold. Thermally conductive pad 2925 may thus be electrically isolated from electrical contact 2921, electrical contact 2923, positive electrical contact 2901, negative electrical contact 2903, and/or interconnection islands.
  • Figure 30A illustrates an enlarged view of the top side of the submount of Figure 29A.
  • the submount of Figure 3 OA may be populated with 6 strings of serially coupled LEDs with each of the strings being electrically coupled in parallel, and each LED may have a forward voltage drop of about 3 volts. More particularly, the strings of serially coupled LEDs may be electrically coupled between positive and negative electrical contacts 2901 and 2903 through the interconnection islands 2905 (sixty six of which are included in the embodiment of Figures 29A-E and 30A-C).
  • a voltage of about 36 volts may be applied across positive and negative electrical contacts 2901 and 2903 to power the device.
  • gaps 2907' may extend from a central regions of the submount surrounding interconnection islands 2905 to electrically separate positive and negative electrical contacts 2901 and 2903. With only a single pair of such gaps 2907' separating positive and negative electrical contacts 2901 and 2903, the full voltage difference between positive and negative electrical contacts 2901 and 2903 may be provided across gaps 2907'.
  • additional gaps 2907" may be provided as indicated by dashed lines to reduce a voltage drop across any one of gaps 2907' and/or 2907" thereby reducing a risk of metal migration across gaps.
  • electrically isolated regions may be provided to increase an electrical separation between positive and negative electrical contacts 2901 and 2903 while maintaining a substantially circular reflective surface surrounding LEDs subsequently assembled on the submount. Each of the electrically isolated regions may thus d
  • each of the six regions defined by gaps 2907' and 2907" may extend from (and thus be electrically connected to) a respective one of interconnection islands 2905 so that each of the six regions is fixed to an electrical potential of a respective interconnection island during device operation so that none of the six regions is allowed to float electrically. Accordingly, each of the three regions on one side of the submount may be fixed to respective different intermediate voltages between voltages of positive and negative electrical contacts 2901 and 2903, and each of the three regions on the other side of the subniount may be fixed to respective different intermediate voltages between voltages of positive and negative electrical contacts 2901 and 2903.
  • Figure 30B illustrates the submount of Figures 29A-29E and 30A populated with 6 strings of 12 serially connected LEDs 2931 according to embodiments described herein. Seventy two LEDs may thus be provided within a substantially circular area having a diameter of less than about 6 mm, and more particularly, less than about 5 mm, and still more particularly, less than about 4.5 mm.
  • the 6 strings of LEDs may be electrically coupled in parallel between positive and negative contacts 2901 and 2903.
  • Each of the lines CP-1 to CP-6 represents a current path from positive electrical contact 2901 through a respective string of twelve LEDs 2931 to negative electrical contact 2903.
  • each LED may have a forward voltage drop in the range of about 2.5 volts to about 3.5 volts.
  • each LED may have a forward voltage drop of about 3 volts so that each string of 12 LEDs has a voltage drop of about 36 volts to provide a lighting device having an operating voltage of about 36 volts.
  • a layout of the LEDs may be symmetrical above and below a horizontal line through the center of the array.
  • Figure 30C is a greatly enlarged view of a central portion of the submount of Figures 29A-E and 30A-B populated with six strings of twelve serially coupled LEDs as discussed above.
  • the first string includes LEDs Lai to Lal2 serially coupled between positive electrical contact 2901 and negative electrical contact 2903 in an order from Lai to Lai 2
  • the sixth string includes LEDs Lfl to Lfl2 serially coupled between positive electrical contact 2901 and negative electrical contact 2903 in an order from Lfl to Lfl 2
  • the first and sixth strings may be symmetrical about a horizontal line through the center of the array.
  • the second string includes LEDs Lb 1 to Lb 12 serially coupled between positive electrical contact 2901 and negative electrical contact 2903 in an order from Lbl to Lb 12
  • the fifth string includes LEDs Lei to Lei 2 serially coi
  • the third string includes LEDs Lcl to Lcl2 serially coupled between positive electrical contact 2901 and negative electrical contact 2903 in an order from Lcl to Lcl 2
  • the fourth string includes LEDs Ldl to Ldl2 serially coupled between positive electrical contact 2901 and negative electrical contact 2903 in an order from Ldl to Ldl 2
  • the third and fourth strings may be symmetrical about the horizontal line through the center of the array.
  • a dam (illustrated by the dashed circle 2995 of Figure 30A) may surround the array of LEDs as discussed above with respect to dam 195 of Figure 20, and the dam 2995 may be used to confine a phosphor layer that may be dispensed as a liquid therein and then solidified.
  • the phosphor layer may thus define a continuous optical coating on the plurality of LEDs and on the submount so that the LEDs are between the optical coating and the submount.
  • the phosphor layer may include a layer of a transparent and/or translucent material including a phosphor material (e.g., a yellow phosphor that converts blue light to yellow light) therein. Blue emitting LEDs may thus be assembled on the submount with a yellow phosphor layer provided thereon so that a blue shifted yellow light output is generated.
  • the phosphor layer may include first and second different phosphor materials configured to emit different
  • the phosphor layer may include first, second, and third different phosphor materials configured to emit respective first, second, and third different wavelengths of light responsive to light generated by the assembled LEDs.
  • the assembled LEDs may generate blue light
  • the phosphor layer may include a binder, a first phosphor (e.g., an aluminum garnet-based phosphor) that is configured to down-convert blue light to radiation having a peak wavelength in the green color range that has a full width half maximum bandwidth that extends into the cyan color range, a second phosphor (e.g., an aluminum garnet-based phosphor) that is configured to down-convert blue light to radiation having a peak wavelength in the yellow color range, and a third phosphor (e.g., a nitride-based and/or oxynitride-based phosphor) that is configured to down-convert blue light to radiation having a peak wavelength in the red color range.
  • a first phosphor e.g., an aluminum garnet-
  • a thickness of the continuous optical coating may be greater than a thickness of each of the LEDs relative to the top surface of the submount, and a surface of the continuous optical coating opposite the submount may be substantially planar over the area including the LEDs. While a planar phosphor layer may be used as discussed above, other optical elements may be used on LEDs for the submounts of Figures 29A-E and 30A-C such as a conformal phosphor layer(s) as discussed above with respect to Figure 18 and/or a convex lens element(s) as discussed above with respect to Figure 19.
  • an optic area may be defined by an area of the submount covered by the continuous optical coating (e.g., an area of the submount within dam 2995, and/or an area of the submount covered by a convex lens element), and the LEDs on the submount (e.g., LEDs Lal-Lal2, Lbl-Lbl2, Lcl-Lcl2, Ldl-Ldl2, Lel-Lel2, and Lfl-Lfl2) may be configured to generate at least 20 lumens per square millimeter of the optic area while delivering at least 100 lumens per watt of power consumed by the plurality of light emitting diodes between the continuous optical coating and the submount while delivering at least 600 absolute lumens from the plurality of light emitting diodes between the continuous optical element (e.g., phosphor layer) and the submount.
  • the LEDs on the submount e.g., LEDs Lal-Lal2, Lbl-Lbl2, Lcl-Lcl2, Ld
  • the LEDs on the submount may be configured to generate at least 25 lumens per square millimeter of the optic area while delivering at least 100 lumens per watt of power consumed.
  • the optic area may be in the range of about 20 square millimeters to about 200 square millimeters.
  • Each LED of Figures 30B and 30C may have a structure as discussed above, for example, with respect to Figures 1 and 2.
  • Each LED may include a diode region having first and second opposing faces including therein an n-type layer and a p-type layer, an anode contact that ohmically contacts the p-type layer and extends on the first face, and a cathode contact that ohmically contacts the n-type layer and extends on the first face.
  • a support substrate may be provided on the second face of the diode region, with the diode region being between the support substrate and the anode and cathode contacts, and with the support substrate having a thickness of at least about 50 micrometers.
  • the support substrate may be a portion of an epitaxial growth substrate remaining after dicing the LED from a processing wafer so that the support substrate and the diode region have aligned crystal structures.
  • the support substrate may be bonded to the diode region after remo
  • the diode region may thus be between the support substrate and the packaging substrate.
  • Each LED (e.g., each of LEDs Lal-Lal2, Lbl-Lbl2, Lcl-Lcl2, Ldl-Ldl2, Lei -Lei 2, and Lfl-Lfl2) may be mechanically and electrically coupled to respective interconnection islands 2905, positive electrical contact 2901, and/or negative electrical contact 2903 using first and second metallic (e.g., solder) bonds located physically between the LED and the submount as discussed above, for example, with respect to Figures 1 and/or 2.
  • first and second metallic e.g., solder
  • each LED may include an anode contact electrically and mechanically coupled to one of interconnection islands 2905, positive electrical contact 2901, and/or negative electrical contact 2903 using a first metallic bond physically located between the anode contact and the submount.
  • each LED may include a cathode contact electrically and mechanically coupled to another of interconnection islands 2905, positive electrical contact 2901 , and/or negative electrical contact 2903 using a second metallic bond physically located between the cathode contact and the submount.
  • LEDs may be assembled on the submount of Figures 29A-E and 30A-C without wirebonding. Adjacent LEDs of the array illustrated in Figures 30B and 30C may thus be spaced apart by a distance in the range of about 20 micrometers to about 500 micrometers.
  • the LED assembly of Figure 30B may provide a flux output (at a color temperature of about 3,000K) in the range of about 625 lumens to about 675 lumens, thereby providing an efficacy in the range of 100 lumens/watt to about 110 lumens/watt.
  • the LED assembly of Figure 30B may provide a flux output (at a color temperature of about 3,000K) in the range of about 1250 lumens to about 1350 lumens, thereby providing an efficacy in the range of 83 lumens/watt to about 90 lumens/watt.
  • the assembly may provide greater than 125 lumens per watt (at a color temperature of 3000K).
  • the LED assembly may be available over a full range of color temperatures from 2700K to 5000K (e.g., 2700K, 3000K, 3500K, 4000K, or 5000K) and with options for minimum CRIs of 80, 85, or 90.
  • a viewing angle of 120 degrees may be provided with submount dimensions of 9 mm by 9 mm, and with an optical source (e.g., lens) having a diameter of 8 mm.
  • easywhite 4 and 2 step binning may be available, and lifetimes greater than 50,000 hours may be available.
  • Figures 31 A, 3 IB, and 31C are respective top side, edge, and bottom side views of an LED (light emitting diode) packaging submount (with dimensions shown in mm) according to additional embodiments of the present invention.
  • Figure 3 ID is a enlarged cross sectional view of the submount of Figures 31,
  • a patterned metallization (e.g., including electroless copper on titanium and/or gold) on the top side of the submount may provide a positive electrical contact 3101, a negative electrical contact 3103, and an interconnection structure 3105.
  • electrically insulating gap(s) 3107 may separate the positive electrical contact 2901, the negative electrical contact 2903, and the interconnection structure 3105.
  • electrically conductive via holes 3119 may provide electrical coupling between positive and negative electrical contacts 3101 and 3103 on the submount top side and respective positive and negative electrical contacts 3121 and 3123 on the submount bottom side.
  • Backside electrical contacts 3121 and 3123 may thus be soldered to a next level packaging substrate (e.g., a printed circuit board or PCB) to provide electrical and mechanical coupling between the submount and the next level packaging substrate without requiring wirebonds.
  • thermally conductive pad 3125 may be provided on the backside of the submount between backside electrical contacts 3121 and 3123, and thermally conductive pad 3125 may be soldered to the next level packaging substrate to increase thermal coupling between the submount and the next level packaging substrate.
  • thermally conductive pad 3125 on a thermally conductive but electrically insulating submount substrate may thus increase conduction of heat away from light emitting diodes on the front side of the submount.
  • backside electrical contacts 3121 and 3123 and thermally conductive pad 3125 may be patterned from a same layer of a same electrically and thermally conductive material(s) (e.g., one or more layers of metals and/or metal alloys) so that electrically conductive gaps 3127 are provided therebetween.
  • back side electrical contacts 3121 and 3123 and thermally conductive pad 3125 may be patterned from a metallization including electroless copper on titanium and/or gold. Thermally conductive pad 3125 may thus be electrically isolated from electrical contact 3121, electrical contact 3123, positive electrical contact 3101, negative electrical contact 3103, and/or interconnection islands.
  • Figure 32A is an enlarged view of the top side of the submount of Figure 31 A
  • Figure 32B is an enlarged view of the top side of the submount of Figure 31 A populated with 36 LEDs electrically coupled in parallel between positive electrical contact 3101 and interconnection structure 3105 (in ti
  • Figure 32C is a greatly enlarged view of a central portion of the submount of Figures 31A-E and 32A-B including the LEDs (e.g., LEDs LAI to La36 and Lbl to Lb36).
  • LEDs e.g., LEDs LAI to La36 and Lbl to Lb36.
  • the two groups of parallel LEDs are electrically coupled in series between positive and negative electrical contacts 3101 and 3103 because the two portions of the interconnection structure 3105 are electrically coupled through the center of the submount and through the center of the LED array as indicated by reference numbers 3111 of Figures 32A and 32C. Seventy two LEDs may thus be provided within a substantially circular area having a diameter of less than about 6 mm, and more particularly, less than about 5 mm, and still more particularly, less than about 4.5 mm.
  • each LED may have a forward voltage drop of about 3 volts so that each group of parallel LEDs may has a voltage drop of about 3 volts and so that the lighting device may have an operating voltage of about 6 volts.
  • a layout of the LEDs may be symmetrical above and below a horizontal line through the center of the array.
  • the gaps 3107 of Figure 31 A may include two gaps 3107' and 3107".
  • Gap 3107' may separate positive electrical contact 3101 from interconnection structure 3105
  • gap 3107" may separate interconnection structure 3015 from negative electrical contact 3103
  • upper and lower portions of interconnection structure 3105 may be electrically connected between gaps 3107' and 3107" as indicated by reference numeral 3111.
  • positive electrical contact 3101, negative electrical contact 3103, and interconnection structure 3105 may be patterned from a same layer(s) of a reflective metal(s) and/or metal alloy(s) (e.g., a metallization including electroless copper on titanium and/or gold), and insulating gaps 3107' and 3107" may be electrically insulating and reflective.
  • a reflective metal(s) and/or metal alloy(s) e.g., a metallization including electroless copper on titanium and/or gold
  • a first group of thirty six LEDs Lal-La36 may be electrically coupled in parallel, and a second group of thirty six LEDs Lbl-Lb36 may be electrically coupled in parallel, and each LED may have a forward voltage drop in the range of about 2.5 volts to about 3.5 volts. With forward voltage drops of about 3 volts for each of the LEDs, for example, the device of Figures 31 A-E and 32A-C may operate with a potential of six volts applied across positive and negative electrical contacts 3101 and 3103. Moreover, the parallel arrangement of LEDs provides redundancy so that operation of the device may be maintained ev
  • interconnection structure 3105 may act as a common node between the two groups of LEDs so that failure of any one of the LEDs will not block current through any of the other LEDs.
  • the seventy two LEDs in the structure of Figures 31A-E and 32A-C may be provided within a substantially circular area having a diameter of less than about 6 mm, and more particularly, less than about 5 mm, and still more particularly, less than about 4.5 mm.
  • a dam (illustrated by the dashed circle 3195 of Figure 32 A) may surround the array of LEDs as discussed above with respect to dam 195 of Figure 20, and the dam 3195 may be used to confine a phosphor layer that may be dispensed as a liquid therein and then solidified.
  • the phosphor layer may thus define a continuous optical coating on the plurality of LEDs and on the submount so that the LEDs are between the optical coating and the submount.
  • the phosphor layer may include a layer of a transparent and/or translucent material including a phosphor material (e.g., a yellow phosphor that converts blue light to yellow light) therein. Blue emitting LEDs may thus be assembled on the submount with a yellow phosphor layer provided thereon so that a blue shifted yellow light output is generated.
  • the phosphor layer may include first and second different phosphor materials configured to emit different
  • the phosphor layer may include first, second, and third different phosphor materials configured to emit respective first, second, and third different wavelengths of light responsive to light generated by the assembled LEDs.
  • the assembled LEDs may generate blue light
  • the phosphor layer may include a binder, a first phosphor (e.g., an aluminum garnet-based phosphor) that is configured to down-convert blue light to radiation having a peak wavelength in the green color range that has a full width half maximum bandwidth that extends into the cyan color range, a second phosphor (e.g., an aluminum garnet-based phosphor) that is configured to down-convert blue light to radiation having a peak wavelength in the yellow color range, and a third phosphor (e.g., a nitride-based and/or oxynitride-based phosphor) that is configured to down-convert blue light to radiation having a peak wavelength in the red color range.
  • a first phosphor e.g., an aluminum garnet-
  • a thickness of the continuous optical coating may be greater than a thickness of each of the LEDs relative to the top surface of the submount, and a surface of the continuous optical coating opposite the submount may be substantially planar over the area including the LEDs. While a planar phosphor layer may be used as discussed above, other optical elements may be used on LEDs for the submounts of Figures 31A-E and 32A-C such as a conformal phosphor layer(s) as discussed above with respect to Figure 18 and/or a convex lens element(s) as discussed above with respect to Figure 19.
  • an optic area may be defined by an area of the submount covered by the continuous optical coating (e.g., an area of the submount within dam 3195, and/or an area of the submount covered by a convex lens element), and the LEDs on the submount (e.g., LEDs Lal-La36 and Lbl-Lb36) may be configured to generate at least 20 lumens per square millimeter of the optic area while delivering at least 100 lumens per watt of power consumed by the plurality of light emitting diodes between the continuous optical coating and the submount while delivering at least 600 absolute lumens from the plurality of light emitting diodes between the continuous optical element (e.g., phosphor layer) and the submount.
  • the continuous optical element e.g., phosphor layer
  • the LEDs on the submount may be configured to generate at least 25 lumens per square millimeter of the optic area while delivering at least 100 lumens per watt of power consumed.
  • the optic area may be in the range of about 20 square millimeters to about 200 square millimeters.
  • Each LED of Figures 32B and 32C may have a structure as discussed above, for example, with respect to Figures 1 and 2.
  • Each LED may include a diode region having first and second opposing faces including therein an n-type layer and a p-type layer, an anode contact that ohmically contacts the p-type layer and extends on the first face, and a cathode contact that ohmically contacts the n-type layer and extends on the first face.
  • a support substrate may be provided on the second face of the diode region, with the diode region being between the support substrate and the anode and cathode contacts, and with the support substrate having a thickness of at least about 50 micrometers.
  • the support substrate may be a portion of an epitaxial growth substrate remaining after dicing the LED from a processing wafer so that the support substrate and the diode region have aligned crystal structures.
  • the support substrate may be bonded to the diode region after removing the diode region from a growth substrate.
  • the diode region may thus be between the support substrate and the packaging substrate
  • Each LED may be mechanically and electrically coupled between positive electrical contact 3101 and interconnection structure 3105 or between interconnection structure 3105 and negative electrical contact 3103 using first and second metallic (e.g., solder) bonds located physically between the LED and the submount as discussed above, for example, with respect to Figures 1 and/or 2. More particularly, each LED may include an anode contact electrically and mechanically coupled to one of positive electrical contact 3101, interconnection structure 3105, or negative electrical contact 3103 using a first metallic bond physically located between the anode contact and the submount.
  • first and second metallic bonds located physically between the LED and the submount as discussed above, for example, with respect to Figures 1 and/or 2.
  • each LED may include an anode contact electrically and mechanically coupled to one of positive electrical contact 3101, interconnection structure 3105, or negative electrical contact 3103 using a first metallic bond physically located between the anode contact and the submount.
  • each LED may include a cathode contact electrically and mechanically coupled to another of positive electrical contact 3101, interconnection structure 3105, or negative electrical contact 3103 using a second metallic bond physically located between the cathode contact and the submount. Accordingly, LEDs may be assembled on the submount of Figures 31A-E and 32A-C without wirebonding.
  • Adjacent LEDs of the array illustrated in Figures 32B and 32C may thus be spaced apart by a distance in the range of about 20 micrometers to about 500 micrometers.
  • the LED assembly of Figure 32B may provide a flux output (at a color temperature of about 3,000K) in the range of about 625 lumens to about 675 lumens, thereby providing an efficacy in the range of 100 lumens/watt to about 110 lumens/watt.
  • the LED assembly of Figure 32B may provide a flux output (at a color temperature of about 3,000K) in the range of about 1250 lumens to about 1350 lumens, thereby providing an efficacy in the range of 83 lumens/watt to about 90 lumens/watt.
  • the assembly may provide greater than 125 lumens per watt (at a color temperature of 3000K).
  • the LED assembly may be available over a full range of color temperatures from 2700K to 5000K (e.g., 2700K, 3000K, 3500K, 4000K, or 5000K) and with options for minimum CRIs of 80, 85, or 90.
  • a viewing angle of 120 degrees may be provided with submount dimensions of 9 mm by 9 mm, and with an optical source (e.g., lens) having a diameter of 8 mm.
  • easywhite 4 and 2 step binning may be available, and lifetimes greater than 50,000 hours may be available.
  • Figures 33A, 33B, and 33C are respective top side, edge, and bottom side views of an LED (light emitting diode) packaging submount (with dimensions shown in mm) according to additional embodiments of the present invention.
  • Figure 33D is an enlarged cross sectional view of the submount of Figures 33 A, 33B, and 33C illustrating dimensions of top side and bottom side metallizations
  • Figure 33E is a table providing a legend of materials and dimensions.
  • titanium and/or gold on the top side of the submount may provide a positive electrical contact 3301, a negative electrical contact 3303, and interconnection islands 3305.
  • electrically insulating gap 3307 may separate the positive electrical contact 3301, the negative electrical contact 3303, and the interconnection islands 3305.
  • electrically conductive via holes 3319 may provide electrical coupling between positive and negative electrical contacts 3301 and 3303 on the submount top side and respective electrical contacts 3321 and 3323 on the submount bottom side.
  • Backside electrical contacts 3321 and 323 may thus be soldered to a larger packaging substrate (e.g., a printed circuit board or PCB) to provide electrical and mechanical coupling between the submount and next level packaging substrate without requiring wirebonds.
  • thermally conductive pad 3325 may be provided on the backside of the submount between backside electrical contacts 3321 and 3323, and thermally conductive pad 3325 may be soldered to the larger packaging substrate to increase thermal coupling between the submount and next level packaging substrate.
  • Use of thermally conductive pad 3325 on a thermally conductive but electrically insulating submount substrate e.g., an aluminum nitride substrate
  • backside electrical contacts 3321 and 3323 and thermally conductive pad 3325 may be patterned from a same layer of a same electrically and thermally conductive material(s) (e.g., one or more layers of metals and/or metal alloys) so that electrically conductive gaps 3327 are provided therebetween. More particularly, back side electrical contacts 3321 and 3323 and thermally conductive pad 3325 may be patterned from a metallization including electroless copper on titanium and/or gold. Thermally conductive pad 3325 may thus be electrically isolated from electrical contact 3321, electrical contact 3323, positive electrical contact 3301, negative electrical contact 3303, and/or interconnection islands.
  • Figure 34 A is an enlarged view of the top side of the submount of Figure 33 A
  • Figure 34B illustrates the submount of Figures 33A-33E populated with 108 LEDs
  • Figure 34C is a greatly enlarged view of a central section of the submount illustrating the 108 LEDs.
  • the 108 LEDs may be arranged in strings of 12 serially coupled LEDs (e.g., LEDs Lal-Lal2, LEDs Lbl-Lbl2, LEDs Lcl-Lcl2, LEDs Ldl-Ldl2, LEDs Lel-Lel2, LEDs Lfl-Lfl2, LEDs Lgl-Lgl2,
  • each LED may have a forward voltage drop in the range of about 2.5 volts to about 3.5 volts. With forward voltage drops of about 3 volts, for example, each string of 12 serially coupled LEDs may have a forward voltage drop of about 36 volts to provide a 36 volt operating voltage for the device of Figures 33A-E and 34A-C.
  • One hundred eight LEDs may thus be provided within a substantially circular area having a diameter of less than about 9 mm, and more particularly, less than about 8 mm, and still more particularly, less than about 6.5 mm.
  • a layout of the LEDs may be symmetrical above and below a horizontal line through the center of the array.
  • a phosphor layer may be provided on the LEDs as discussed above with respect to Figure 18 or Figure 20 without providing a lens. While not shown in Figures 33A- E and 34A-C, one or more additional gaps may extend from interconnection islands 3305 to a perimeter of the metallization as discussed above with respect to Figures 29A-E and 30A-C to provide increased electrical separation between positive and negative electrical contacts 3301 and 3303 while maintaining a substantially circular reflective surface surrounding the LEDs that are assembled on the submount.
  • the 9 strings of LEDs may be electrically coupled in parallel between positive and negative contacts 3301 and 3303.
  • Each of the lines CP-1 to CP-9 represents a current path from positive electrical contact 3301 through a respective string of twelve LEDs to negative electrical contact 3303.
  • each LED may have a forward voltage drop in the range of about 2.5 volts to about 3.5 volts. More particularly, each LED may have a forward voltage drop of about 3 volts so that each string of 12 LEDs has a voltage drop of about 36 volts to provide a lighting device having an operating voltage of about 36 volts.
  • a layout of the LEDs may be symmetrical above and below a horizontal line through the center of the array.
  • a dam (illustrated by the dashed circle 3395 of Figure 34 A) may surround the array of LEDs as discussed above with respect to dam 195 of Figure 20, and the dam 3395 may be used to confine a phosphor layer that may be dispensed as a liquid therein and then solidified.
  • the phosphor layer may thus define a continuous optical coating on the plurality of LEDs and on the submount so that the LEDs are between the optical coating and the submount.
  • the phosphor layer may include a layer of a transparent and/or translucent material including a phosphor material (e.g., a yellow phosphor that converts blue light to yellow light) therein. Blue emitting LEDs may thus be assembled on the submount with a yellow phosphor laye
  • the phosphor layer may include first and second different phosphor materials configured to emit different
  • the phosphor layer may include first, second, and third different phosphor materials configured to emit respective first, second, and third different wavelengths of light responsive to light generated by the assembled LEDs.
  • the assembled LEDs may generate blue light
  • the phosphor layer may include a binder, a first phosphor (e.g., an aluminum garnet-based phosphor) that is configured to down-convert blue light to radiation having a peak wavelength in the green color range that has a full width half maximum bandwidth that extends into the cyan color range, a second phosphor (e.g., an aluminum garnet-based phosphor) that is configured to down-convert blue light to radiation having a peak wavelength in the yellow color range, and a third phosphor (e.g., a nitride-based and/or oxynitride-based phosphor) that is configured to down-convert blue light to radiation having a peak wavelength in the red color range.
  • a first phosphor e.g., an aluminum garnet-
  • a thickness of the continuous optical coating may be greater than a thickness of each of the LEDs relative to the top surface of the submount, and a surface of the continuous optical coating opposite the submount may be substantially planar over the area including the LEDs. While a planar phosphor layer may be used as discussed above, other optical elements may be used on LEDs for the submounts of Figures 33A-E and 34A-C such as a conformal phosphor layer(s) as discussed above with respect to Figure 18 and/or a convex lens element(s) as discussed above with respect to Figure 19.
  • an optic area may be defined by an area of the submount covered by the continuous optical coating (e.g., an area of the submount within dam 3395, and/or an area of the submount covered by a convex lens element), and the LEDs on the submount (e.g., LEDs Lal-Lal2, LM-L 2, Lcl-Lcl2, Ldl-Ldl2, Lel-Lel2, Lfl-Lfl2, Lgl-Lgl2, Lhl-Lhl2, and Lil-Lil2 ) may be configured to generate at least 20 lumens per square millimeter of the optic area while delivering at least 100 lumens per watt of power consumed by the plurality of light emitting diodes between the continuous optical coating and the submount while delivering at least 600 ab
  • the LEDs on the submount may be configured to generate at least 25 lumens per square millimeter of the optical area while delivering at least 100 lumens per watt of power consumed.
  • the optic area may be in the range of about 20 square millimeters to about 200 square millimeters.
  • Each LED of Figures 34B and 34C may have a structure as discussed above, for example, with respect to Figures 1 and 2.
  • Each LED may include a diode region having first and second opposing faces including therein an n-type layer and a p-type layer, an anode contact that ohmically contacts the p-type layer and extends on the first face, and a cathode contact that ohmically contacts the n-type layer and extends on the first face.
  • a support substrate may be provided on the second face of the diode region, with the diode region being between the support substrate and the anode and cathode contacts, and with the support substrate having a thickness of at least about 50 micrometers.
  • the support substrate may be a portion of an epitaxial growth substrate remaining after dicing the LED from a processing wafer so that the support substrate and the diode region have aligned crystal structures.
  • the support substrate may be bonded to the diode region after removing the diode region from a growth substrate.
  • Each LED (e.g., each of LEDs Lai -La 12, Lb 1 -Lb 12, Lcl-Lcl2, Ldl-Ldl2, Lel-Lel2, Lfl-Lfl2, Lgl-Lgl2, Lhl-Lhl2, and Lil-Lil2 ) may be mechanically and electrically coupled to respective interconnection islands 3305, positive electrical contact 3301, and/or negative electrical contact 3303 using first and second metallic (e.g., solder) bonds located physically between the LED and the submount as discussed above, for example, with respect to Figures 1 and/or 2.
  • first and second metallic bonds located physically between the LED and the submount as discussed above, for example, with respect to Figures 1 and/or 2.
  • each LED may include an anode contact electrically and mechanically coupled to one of interconnection islands 3305, positive electrical contact 3301, and/or negative electrical contact 3303 using a first metallic bond physically located between the anode contact and the submount.
  • each LED may include an cathode contact electrically and mechanically coupled to another of
  • LEDs may t
  • Adjacent LEDs of the array illustrated in Figures 34B and 34C may thus be spaced apart by a distance in the range of about 20 micrometers to about 500 micrometers.
  • a first group of thirty six LEDs Lai to La36 may be electrically coupled in parallel between positive electrical contact 3101 and interconnection structure 3105, and a second group of thirty six LEDs Lb 1 to Lb 36 may be electrically coupled in parallel between interconnection structure 3105 and negative electrical contact 3103. More particularly, this electrical arrangement of LEDs is schematically illustrated in the diagram of Figure 35.
  • each LED having a forward voltage drop of about three volts for example, a voltage difference of about six volts may be applied to positive and negative electrical contacts 3101 and 3103 to drive the device, and a voltage of interconnection structure 3105 may be about 3 volts less than a voltage of positive electrical contact 3101 and about 3 volts higher than a voltage of negative electrical contact 3103.
  • interconnection structure 3105 as a common node as shown in Figure 35, any one of the LEDs may fail without blocking current through any of the other LEDs.
  • the structure of Figures 31 A-E and 32A-C may provide redundancy relative to a similar electrical structure without interconnection structure 3105.
  • Similar interconnection structures may be applied to other devices including parallel LED structures to provide similar redundancies without significantly changing operation of the devices.
  • Figure 36A is a schematic diagram illustrating electrical couplings of LEDs Lai to Lal2, Lbl to Lbl2, Lcl to Lcl2, Ldl to Ldl2, Lei to Lel2, and Lfl to Lfl2 of Figures 29A-29E and 30A-30C.
  • failure of one LED in a string of serially coupled LEDs may result in a loss of the entire string of 12 LEDs, potentially reducing light output by one sixth.
  • the submount structure of Figures 29A-29E, 30A-30C, and 36A may be modified to include interconnection structures to provide redundancy as discussed above with respect to Figures 31 A-E, 32A-C, and 35.
  • a single interconnection structure 2965 may be provided to interconnect central nodes of each of the LED strings. Accordingly, failure of any one LED may only result in loss of a string of six LEDs. As shown in Figure 36C, five interconnection structures 2965c may be provided so that an interconnection structure is provided for every two LEDs of the strings of LEDs. Accordingly, failure of any one LED may result in loss of only one other
  • interconnection structures 2965d may be provided so that an interconnection structure is provided for each LED of the strings of LEDs. Accordingly, failure of any one LED will not block operation of any other LEDs.
  • the interconnection structures 2965b, 2965c, and 2965d of Figures 36B, 36C, and 36D may be provided by electrically coupling respective ones of interconnection islands 2905 of Figures 29A, 30A, and 30C.
  • interconnection islands, interconnection structures, and positive and negative electrical contacts may be patterned from a same metallization layer.
  • an interconnection structure(s) may be provided using another metallization layer(s) on another plane(s) of the submount with electrically conductive vias providing electrical coupling between the interconnection structure(s) and respective interconnection islands.
  • Interconnection structure 2965b of Figure 36B for example, may provide electrical coupling between the
  • interconnections islands electrically coupled between LEDs La6 and La7, between LEDs Lb6 and Lb7, between LEDs Lc6 and Lc7, between LEDs Ld6 and Ld7, between LEDs Le6 and Le7, and between LEDs Lf6 and Lf7.
  • Interconnection structures 3105, 2965b, 2965c, and 2965d of Figures 35, 36B, 36C, and 36D may thus provide serial/parallel couplings in structures of closely packaged LEDs mounted on submounts without wirebonds. Similar interconnection structures may also be applied to submount structures of Figures 33A-33E and 34A-34C.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Led Device Packages (AREA)

Abstract

Un dispositif électronique comporte un substrat d'emballage ayant une face d'emballage, et le substrat d'emballage comprenant des plages de connexion conductrices positives et négatives sur la face d'emballage. Une pluralité de diodes électroluminescentes (DEL) couplées électriquement et mécaniquement à la face d'emballage, avec la pluralité de diodes électroluminescentes couplée électriquement entre les plages de connexion conductrices positives et négatives sur la face d'emballage. Un revêtement optique continu est disposé sur la pluralité de DEL et sur la face d'emballage de sorte que la pluralité de DEL se trouve entre le revêtement optique et le substrat d'emballage. Une zone optique définie par une zone de la face d'emballage et recouverte par le revêtement optique continu, et la pluralité de DEL génèrent au moins 20 Iumens/mm2 de la zone optique, tout en distribuant au moins 100 lumens/watt d'énergie consommée par la pluralité de DEL entre le revêtement optique continu et le substrat d'emballage.
PCT/US2013/021968 2012-01-20 2013-01-17 Série de diode électroluminescente (del) comprenant une fixation de puce directe et ensembles apparentés WO2013109774A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201380005900.9A CN104221125A (zh) 2012-01-20 2013-01-17 包括直接管芯安装的发光二极管（led)阵列和相关组件

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
US201261589173P 2012-01-20 2012-01-20
US61/589,173 2012-01-20
US13/424,699 2012-03-20
US13/424,699 US9831220B2 (en) 2011-01-31 2012-03-20 Light emitting diode (LED) arrays including direct die attach and related assemblies
US13/463,267 2012-05-03
US13/463,267 US9053958B2 (en) 2011-01-31 2012-05-03 Light emitting diode (LED) arrays including direct die attach and related assemblies

Publications (2)

Publication Number Publication Date
WO2013109774A1 true WO2013109774A1 (fr) 2013-07-25
WO2013109774A9 WO2013109774A9 (fr) 2014-10-16

Family

ID=48799656

Family Applications (2)

Application Number Title Priority Date Filing Date
PCT/US2013/021968 WO2013109774A1 (fr) 2012-01-20 2013-01-17 Série de diode électroluminescente (del) comprenant une fixation de puce directe et ensembles apparentés
PCT/US2013/021975 WO2013109779A1 (fr) 2012-01-20 2013-01-17 Série de diodes électroluminescentes (del) comprenant une fixation de puce directe et les ensembles apparentés

Family Applications After (1)

Application Number Title Priority Date Filing Date
PCT/US2013/021975 WO2013109779A1 (fr) 2012-01-20 2013-01-17 Série de diodes électroluminescentes (del) comprenant une fixation de puce directe et les ensembles apparentés

Country Status (2)

Country Link
CN (1) CN104221125A (fr)
WO (2) WO2013109774A1 (fr)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2016079698A1 (fr) * 2014-11-21 2016-05-26 Cree, Inc. Composants de diode électroluminescente (del) contenant des matrices de del directement fixées à des grilles de connexion
WO2016198620A1 (fr) * 2015-06-12 2016-12-15 Osram Opto Semiconductors Gmbh Procédé de fabrication de puces à semi-conducteur de conversion optoélectroniques et composite de puces à semi-conducteur de conversion

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2870641B1 (fr) * 2012-07-05 2020-05-13 Lumileds Holding B.V. Phosphore séparé d'une led par un matériau tampon transparent
CN113421839B (zh) * 2015-12-23 2022-03-18 歌尔股份有限公司 微发光二极管转移方法及制造方法
US11069837B2 (en) 2018-04-20 2021-07-20 Glo Ab Sub pixel light emitting diodes for direct view display and methods of making the same

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4916464A (en) * 1987-04-22 1990-04-10 Oki Electric Industry Co., Ltd. Light emitting diode array print head having no bonding wire connections
US6871982B2 (en) * 2003-01-24 2005-03-29 Digital Optics International Corporation High-density illumination system
US6964877B2 (en) * 2003-03-28 2005-11-15 Gelcore, Llc LED power package
US8115217B2 (en) * 2008-12-11 2012-02-14 Illumitex, Inc. Systems and methods for packaging light-emitting diode devices

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100380694C (zh) * 2004-12-10 2008-04-09 北京大学 一种倒装led芯片的封装方法
CN101567411A (zh) * 2009-05-26 2009-10-28 晶科电子（广州）有限公司 发光二极管倒装焊集成封装结构及制作方法

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4916464A (en) * 1987-04-22 1990-04-10 Oki Electric Industry Co., Ltd. Light emitting diode array print head having no bonding wire connections
US6871982B2 (en) * 2003-01-24 2005-03-29 Digital Optics International Corporation High-density illumination system
US6964877B2 (en) * 2003-03-28 2005-11-15 Gelcore, Llc LED power package
US8115217B2 (en) * 2008-12-11 2012-02-14 Illumitex, Inc. Systems and methods for packaging light-emitting diode devices

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2016079698A1 (fr) * 2014-11-21 2016-05-26 Cree, Inc. Composants de diode électroluminescente (del) contenant des matrices de del directement fixées à des grilles de connexion
US9601673B2 (en) 2014-11-21 2017-03-21 Cree, Inc. Light emitting diode (LED) components including LED dies that are directly attached to lead frames
WO2016198620A1 (fr) * 2015-06-12 2016-12-15 Osram Opto Semiconductors Gmbh Procédé de fabrication de puces à semi-conducteur de conversion optoélectroniques et composite de puces à semi-conducteur de conversion
CN107851687A (zh) * 2015-06-12 2018-03-27 欧司朗光电半导体有限公司 用于制造光电子转换半导体芯片的方法和转换半导体芯片的复合件
US10424698B2 (en) 2015-06-12 2019-09-24 Osram Opto Semiconductors Gmbh Method for producing optoelectronic conversion semiconductor chips and composite of conversion semiconductor chips

Also Published As

Publication number Publication date
WO2013109779A1 (fr) 2013-07-25
WO2013109774A9 (fr) 2014-10-16
CN104221125A (zh) 2014-12-17

Similar Documents

Publication Publication Date Title
US9053958B2 (en) Light emitting diode (LED) arrays including direct die attach and related assemblies
US9831220B2 (en) Light emitting diode (LED) arrays including direct die attach and related assemblies
US9754926B2 (en) Light emitting diode (LED) arrays including direct die attach and related assemblies
US8698171B2 (en) Solid state lighting component
US9673363B2 (en) Reflective mounting substrates for flip-chip mounted horizontal LEDs
US9660153B2 (en) Gap engineering for flip-chip mounted horizontal LEDs
US9793247B2 (en) Solid state lighting component
TWI334231B (en) Semiconductor light emitting device, light emitting module, and lighting apparatus
EP1733439B1 (fr) Base de nitrure conduit avec une injection de type p
JP2011523511A (ja) 近距離場で光を混合する光源
WO2013109774A1 (fr) Série de diode électroluminescente (del) comprenant une fixation de puce directe et ensembles apparentés
TW202339245A (zh) 微型led顯示器及其製造方法

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 13738087

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 13738087

Country of ref document: EP

Kind code of ref document: A1