WO2012166992A1 - Rugged iq receiver based rf gain measurements - Google Patents
Rugged iq receiver based rf gain measurements Download PDFInfo
- Publication number
- WO2012166992A1 WO2012166992A1 PCT/US2012/040317 US2012040317W WO2012166992A1 WO 2012166992 A1 WO2012166992 A1 WO 2012166992A1 US 2012040317 W US2012040317 W US 2012040317W WO 2012166992 A1 WO2012166992 A1 WO 2012166992A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- quadrature
- phase
- signal
- output signal
- converter
- Prior art date
Links
- 238000005259 measurement Methods 0.000 title description 18
- 238000012360 testing method Methods 0.000 claims abstract description 222
- 238000000034 method Methods 0.000 claims abstract description 55
- 238000005070 sampling Methods 0.000 claims description 25
- 238000012935 Averaging Methods 0.000 claims description 24
- 230000001360 synchronised effect Effects 0.000 claims description 15
- 230000007704 transition Effects 0.000 claims description 2
- 238000004891 communication Methods 0.000 description 67
- 230000008569 process Effects 0.000 description 34
- 238000012545 processing Methods 0.000 description 17
- 230000006735 deficit Effects 0.000 description 11
- 230000003111 delayed effect Effects 0.000 description 6
- 238000002156 mixing Methods 0.000 description 6
- 239000013598 vector Substances 0.000 description 5
- 230000000694 effects Effects 0.000 description 4
- 230000002411 adverse Effects 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 238000004364 calculation method Methods 0.000 description 2
- 230000001413 cellular effect Effects 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000010363 phase shift Effects 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 238000007792 addition Methods 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000000605 extraction Methods 0.000 description 1
- 238000001914 filtration Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000000691 measurement method Methods 0.000 description 1
- 238000001558 permutation test Methods 0.000 description 1
- 230000003595 spectral effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B17/00—Monitoring; Testing
- H04B17/10—Monitoring; Testing of transmitters
- H04B17/11—Monitoring; Testing of transmitters for calibration
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/189—High frequency amplifiers, e.g. radio frequency amplifiers
- H03F3/19—High frequency amplifiers, e.g. radio frequency amplifiers with semiconductor devices only
- H03F3/195—High frequency amplifiers, e.g. radio frequency amplifiers with semiconductor devices only in integrated circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/34—Negative-feedback-circuit arrangements with or without positive feedback
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/20—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
- H03F3/24—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers of transmitter output stages
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/20—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
- H03F3/24—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers of transmitter output stages
- H03F3/245—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers of transmitter output stages with semiconductor devices only
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/204—A hybrid coupler being used at the output of an amplifier circuit
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/207—A hybrid coupler being used as power measuring circuit at the output of an amplifier circuit
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/336—A I/Q, i.e. phase quadrature, modulator or demodulator being used in an amplifying circuit
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/408—Indexing scheme relating to amplifiers the output amplifying stage of an amplifier comprising three power stages
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/02—Transmitters
- H04B1/04—Circuits
- H04B2001/0408—Circuits with power amplifiers
- H04B2001/0433—Circuits with power amplifiers with linearisation using feedback
Definitions
- Embodiments of the present disclosure relate to radio frequency (RF) transmitter circuitry, which may be used in RF communications systems, and calibration of the RF transmitter circuitry.
- RF radio frequency
- wireless communications systems become increasingly sophisticated.
- wireless communications protocols continue to expand and change to take advantage of the technological evolution, which may provide support for increasing numbers of simultaneous users in a given RF communications space.
- close management and control of RF transmitters utilized by the simultaneous users may be required, thereby requiring ongoing adjustments of the RF transmitters.
- RF gains of the RF transmitters may vary with different operational parameters, such as output power, power amplifier supply voltage, type of RF modulation, and the like. As such, certain RF transmitter adjustments may be required based on RF gain.
- pre-determining a complex RF gain of a transmit path of a wireless device may be useful in making adjustments to the RF transmitter of the wireless device.
- a pre-determined complex RF gain in the transmit path of the wireless device may be useful in making adjustments to the RF transmitter of the wireless device.
- Embodiments of the present disclosure relate to a method and an apparatus for measuring a complex gain of a transmit path.
- Circuitry includes an IQ to RF modulator, an RF to IQ down-converter, and a digital frequency converter.
- the IQ to RF modulator modulates a quadrature RF carrier signal using a quadrature test signal.
- the RF to IQ down-converter down-converts a down-converter RF input signal to provide a quadrature down-converter output signal using the quadrature RF carrier signal.
- the down-converter RF input signal is based on the quadrature test signal and the complex gain of the transmit path.
- the digital frequency converter frequency converts the quadrature down-converter output signal to provide an averaged frequency converter output signal, which is a quadrature DC signal that is representative of an amplitude and phase of the quadrature test signal and the complex gain of the transmit path.
- the quadrature down-converter output signal is synchronized to the quadrature test signal.
- a measured complex gain of the transmit path is based on the amplitude and phase of the quadrature test signal and the averaged frequency converter output signal.
- the RF to IQ down-converter is part of an IQ receiver, which may be relatively inexpensive.
- Such IQ receivers may have certain shortcomings, such as RF carrier leakage, interference from RF images, and the like, that adversely affect complex gain measurements.
- the effects of such shortcomings are significantly reduced, thereby ruggedizing the IQ receiver when making complex gain
- Figure 1 shows an RF communications system during a test according to one embodiment of the RF communications system.
- Figure 2 shows the RF communications system during the test mode according to an alternate embodiment of the RF communications system.
- Figure 3 shows the RF communications system during the test mode according to an additional embodiment of the RF communications system.
- Figure 4 shows the RF communications system during the normal operating mode according to another embodiment of the RF communications system.
- Figure 5 illustrates a process for measuring a complex gain of a transmit path illustrated in Figure 1 according to one embodiment of the RF communications system.
- Figure 6 shows the RF communications system during the test mode according to a further embodiment of the RF communications system.
- Figure 7 shows details of an IQ to RF modulator illustrated in Figure 6 according to one embodiment of the IQ to RF modulator.
- Figure 8 shows details of an RF to IQ down-converter illustrated in Figure 6 according to one embodiment of the RF to IQ down-converter.
- Figure 9 shows details of a digital frequency converter illustrated in Figure 6 according to one embodiment of the digital frequency converter.
- Figures 10A, 10B, 10C, and 10D are graphs illustrating an in-phase local oscillator signal, a quadrature-phase local oscillator signal, an in-phase down-converter output signal, and a quadrature-phase down-converter output signal, respectively, shown in Figure 9 according to one embodiment of the RF communications system.
- Figures 1 1 A, 1 1 B, 1 1 C, and 1 1 D are graphs illustrating the in-phase local oscillator signal, the quadrature-phase local oscillator signal, the in- phase down-converter output signal, and the quadrature-phase down- converter output signal, respectively, shown in Figure 9 according to an alternate embodiment of the RF communications system.
- Figure 12 illustrates a process for processing an in-phase down- converter output signal and a quadrature-phase down-converter output signal illustrated in Figure 9 according to one embodiment of the digital frequency converter.
- Figure 13 illustrates a process for processing the in-phase down- converter output signal and the quadrature-phase down-converter output signal illustrated in Figure 9 according to an alternate embodiment of the digital frequency converter.
- Embodiments of the present disclosure relate to a method and an apparatus for measuring a complex gain of a transmit path.
- Circuitry includes an IQ to RF modulator, an RF to IQ down-converter, and a digital frequency converter.
- the IQ to RF modulator modulates a quadrature RF carrier signal using a quadrature test signal.
- the RF to IQ down-converter down-converts a down-converter RF input signal to provide a quadrature down-converter output signal using the quadrature RF carrier signal.
- the down-converter RF input signal is based on the quadrature test signal and the complex gain of the transmit path.
- the digital frequency converter frequency converts the quadrature down-converter output signal to provide an averaged frequency converter output signal, which is a quadrature DC signal that is representative of an amplitude and phase of the quadrature test signal and the complex gain of the transmit path.
- the quadrature down-converter output signal is synchronized to the quadrature test signal.
- a measured complex gain of the transmit path is based on the amplitude and phase of the quadrature test signal and the averaged frequency converter output signal.
- the RF to IQ down-converter is part of an IQ receiver, which may be relatively inexpensive.
- Such IQ receivers may have certain shortcomings, such as RF carrier leakage, interference from RF images, and the like, that adversely affect complex gain measurements.
- the effects of such shortcomings are significantly reduced, thereby ruggedizing the IQ receiver when making complex gain
- FIG. 1 shows an RF communications system 10 during a test mode according to one embodiment of the RF communications system 10.
- the RF communications system 10 includes antenna facing circuitry 12, which includes an IQ to RF modulator 14, a transmit path 16, an RF to IQ down-converter 18, a digital frequency converter 20, a quadrature local oscillator 22, a quadrature digital to analog converter (DAC) 24, and control circuitry 26.
- the transmit path 1 6 includes an RF coupler 28.
- the RF communications system 10 further includes an RF antenna 30.
- the transmit path 16 is an uplink path.
- the transmit path 16 is coupled between the IQ to RF modulator 14 and the RF antenna 30.
- the transmit path 1 6 may further include portions of or all of one or more RF amplifier stages, RF switching circuitry, RF filter circuitry, one or more RF diplexers, one or more RF duplexers, other RF filtering, impedance matching circuitry, other RF front-end circuitry, the like, or any combination thereof coupled in series with the RF coupler 28.
- the RF communications system 10 functions to measure a complex gain of the transmit path 1 6.
- the control circuitry 26 selects one of the test mode and a normal operating mode. As such, the antenna facing circuitry 12 operates in the selected one of the test mode and the normal operating mode.
- the control circuitry 26 provides a digital quadrature test signal DTS to the quadrature DAC 24, which converts the digital quadrature test signal DTS from a digital signal into an analog signal.
- the control circuitry 26 provides a quadrature local oscillator signal QLS to the digital frequency converter 20.
- the quadrature local oscillator signal QLS is a digital signal.
- the quadrature DAC 24 receives and digital-to-analog converts the digital quadrature test signal DTS to provide a quadrature test signal QTS, which is an analog signal, to the IQ to RF modulator 14.
- the quadrature local oscillator 22 provides a quadrature RF carrier signal QCS to the IQ to RF modulator 14 and to the RF to IQ down-converter 18.
- the IQ to RF modulator 14 modulates the quadrature RF carrier signal QCS using the quadrature test signal QTS to provide a RF modulator output signal MOS to the transmit path 16.
- the RF coupler 28 couples a portion of an RF signal flowing through the RF coupler 28 to provide a down-converter RF input signal DIS to the RF to IQ down-converter 1 8.
- the RF signal flowing through the RF coupler 28 is based on the RF modulator output signal MOS.
- the RF signal flowing through the RF coupler 28 is representative of the quadrature test signal QTS and the complex gain of the transmit path 16.
- the portion of an RF signal flowing through the RF coupler 28 and the down-converter RF input signal DIS are also representative of the quadrature test signal QTS and the complex gain of the transmit path 16.
- the down-converter RF input signal DIS is based on the quadrature test signal QTS and the complex gain of the transmit path 16.
- the RF to IQ down-converter 1 8 down- converts the down-converter RF input signal DIS to provide a quadrature down-converter output signal QDO using the quadrature RF carrier signal QCS.
- the quadrature down-converter output signal QDO is representative of an amplitude and phase of the quadrature test signal QTS and the complex gain of the transmit path 16.
- the digital frequency converter 20 frequency converts the quadrature down- converter output signal QDO to provide an averaged frequency converter output signal AFC to the control circuitry 26 using the quadrature local oscillator signal QLS.
- the quadrature down-converter output signal QDO is synchronized to the quadrature test signal QTS.
- the averaged frequency converter output signal AFC is a quadrature DC signal that is representative of an amplitude and phase of the quadrature test signal QTS and the complex gain of the transmit path 16.
- a measured complex gain of the transmit path 16 is based on an amplitude and phase of the quadrature test signal QTS, which correlates to an amplitude and phase of the digital quadrature test signal DTS, and a magnitude and phase of the averaged frequency converter output signal AFC. Therefore, the control circuitry 26 may determine the measured complex gain of the transmit path 16 based on the quadrature local oscillator signal QLS and the averaged frequency converter output signal AFC.
- FIG. 2 shows the RF communications system 10 during the test mode according to an alternate embodiment of the RF communications system 1 0.
- the RF communications system 10 illustrated in Figure 2 is similar to the RF communications system 10 illustrated in Figure 1 , except the RF communications system 10 illustrated in Figure 2 further includes baseband facing circuitry 32.
- the antenna facing circuitry 12 includes the IQ to RF modulator 14, the transmit path 1 6, the RF to IQ down-converter 18, and the quadrature local oscillator 22, whereas the baseband facing circuitry 32 includes the digital frequency converter 20, the quadrature DAC 24, and the control circuitry 26.
- an RF front-end module provides the antenna facing circuitry 12.
- the RF front-end module includes at least one integrated circuit (IC).
- a baseband controller provides the baseband facing circuitry 32.
- the baseband controller includes at least one IC.
- transceiver circuitry provides the baseband facing circuitry 32.
- the transceiver circuitry includes at least one IC.
- Figure 3 shows the RF communications system 10 during the test mode according to an additional embodiment of the RF communications system 1 0.
- the RF communications system 10 illustrated in Figure 3 is similar to the RF communications system 10 illustrated in Figure 1 , except the RF communications system 10 illustrated in Figure 3 further includes the baseband facing circuitry 32 and the antenna facing circuitry 12 further includes a digital multiplexer 34.
- the baseband facing circuitry 32 includes baseband facing control circuitry 36, which is coupled to the control circuitry 26 via a digital communications bus 38. As such, the control circuitry 26 and the baseband facing control circuitry 36 can communicate with one another via the digital communications bus 38.
- Both the antenna facing circuitry 12 and the baseband facing circuitry 32 operate in the selected one of the test mode and the normal operating mode.
- the baseband facing control circuitry 36 selects the one of the test mode and the normal operating mode and indicates the mode selection using the digital communications bus 38.
- the control circuitry 26 provides the digital quadrature test signal DTS to the digital multiplexer 34.
- the baseband facing control circuitry 36 provides a digital quadrature transmit signal DTX to the digital multiplexer 34.
- the digital multiplexer 34 provides a digital multiplexer output signal DMX to the quadrature DAC 24 based on forwarding either the digital quadrature test signal DTS or the digital quadrature transmit signal DTX. Specifically, during the test mode, the digital multiplexer 34 forwards the digital quadrature test signal DTS to provide the digital multiplexer output signal DMX. During the normal operating mode, the digital multiplexer 34 forwards the digital quadrature transmit signal DTX to provide the digital multiplexer output signal DMX. In an alternate embodiment of the RF communications system 10, during the normal operating mode, the baseband facing control circuitry 36 provides the digital quadrature transmit signal DTX to the digital multiplexer 34 via the digital communications bus 38 and the control circuitry 26.
- the quadrature DAC 24 receives and digital-to-analog converts the digital multiplexer output signal DMX to provide the quadrature test signal QTS.
- Figure 4 shows the RF communications system 10 during the normal operating mode according to another embodiment of the RF communications system 10.
- the RF communications system 10 illustrated in Figure 4 is similar to the RF communications system 10, except during the normal operating mode, the baseband facing control circuitry 36 provides the digital quadrature transmit signal DTX to the digital multiplexer 34.
- the digital multiplexer 34 forwards the digital quadrature transmit signal DTX to provide the digital multiplexer output signal DMX.
- the quadrature DAC 24 receives and digital-to-analog converts the digital multiplexer output signal DMX to provide a quadrature transmit signal QTX instead of the quadrature test signal QTS.
- Processing of the quadrature transmit signal QTX by the IQ to RF modulator 14 and the transmit path 16 during the normal operating mode may be similar to processing of the quadrature test signal QTS during the test mode.
- processing of the quadrature transmit signal QTX may include processing and forwarding the quadrature transmit signal QTX to the RF antenna 30.
- the antenna facing circuitry 1 2 during the normal operating mode, feedback is used to feed a processed portion of the digital quadrature transmit signal QTX to the control circuitry 26 via the RF to IQ down-converter 18 and the digital frequency converter 20.
- feedback is not used. As such, during the normal operating mode, the RF to IQ down-converter 18 and the digital frequency converter 20 are not used.
- the IQ to RF modulator 14 RF modulates the quadrature RF carrier signal QCS using the quadrature transmit signal QTX to provide the RF modulator output signal MOS to the transmit path 1 6. Further, in one embodiment of the antenna facing circuitry 12, during the normal operating mode, the RF modulator output signal MOS is processed and forwarded to the RF antenna 30 via the transmit path 16.
- Figure 5 illustrates a process for measuring the complex gain of the transmit path 1 6 illustrated in Figure 1 according to one embodiment of the RF communications system 10.
- the process begins by modulating the quadrature RF carrier signal QCS using the quadrature test signal QTS (Step A10).
- the process continues by down-converting the down- converter RF input signal DIS to provide the quadrature down-converter output signal QDO, such that the down-converter RF input signal DIS is based on the quadrature test signal QTS and the complex gain of the transmit path 16 (Step A12).
- the process progresses by frequency converting the quadrature down-converter output signal QDO to provide the averaged frequency converter output signal AFC, which is a quadrature DC signal that is representative of the amplitude and phase of the quadrature test signal QTS and the complex gain of the transmit path 16, such that the quadrature down- converter output signal QDO is synchronized to the quadrature test signal QTS (Step A14).
- the process concludes by extracting the complex gain of the transmit path 16 based on the amplitude and phase of the quadrature test signal QTS and the magnitude and phase of the averaged frequency converter output signal AFC (Step A16).
- Figure 6 shows the RF communications system 10 during the test mode according to a further embodiment of the RF communications system 10.
- the RF communications system 10 illustrated in Figure 6 is similar to the RF communications system 10 illustrated in Figure 1 , except the RF communications system 10 illustrated in Figure 6 shows details of the control circuitry 26 and details of the digital quadrature test signal DTS, the quadrature test signal QTS, the quadrature RF carrier signal QCS, the quadrature down-converter output signal QDO, and the averaged frequency converter output signal AFC.
- the digital quadrature test signal DTS has a digital in-phase test signal DTI and a digital quadrature-phase test signal DTQ.
- the quadrature test signal QTS has an in-phase test signal TSI and a quadrature-phase test signal TSQ.
- a continuous wave (CW) signal is defined as an un-modulated signal of constant amplitude and frequency.
- the digital in-phase test signal DTI is a CW signal and the digital quadrature-phase test signal DTQ is a CW signal, such that an amplitude of the digital quadrature-phase test signal DTQ is about equal to an amplitude of the digital in-phase test signal DTI.
- the digital quadrature-phase test signal DTQ is phase-shifted from the digital in-phase test signal DTI by about 90 degrees.
- both the in-phase test signal TSI and the quadrature-phase test signal TSQ are CW signals, such that an amplitude of the quadrature-phase test signal TSQ is about equal to an amplitude of the in-phase test signal TSI. Further, the quadrature-phase test signal TSQ is phase-shifted from the in-phase test signal TSI by about 90 degrees.
- the quadrature RF carrier signal QCS has an in-phase carrier signal CSI and a quadrature-phase carrier signal CSQ.
- the in-phase carrier signal CSI and the quadrature-phase carrier signal CSQ are both CW signals, such that an amplitude of the quadrature-phase carrier signal CSQ is about equal to an amplitude of the in-phase carrier signal CSI. Further, the quadrature-phase carrier signal CSQ is phase-shifted from the in- phase carrier signal CSI by about 90 degrees.
- the control circuitry 26 includes a digital local oscillator 40, a digital up-converter 42, and a control circuitry subset 44.
- the digital local oscillator 40 provides a quadrature local oscillator signal QLS to the digital frequency converter 20 and to the digital up-converter 42.
- the quadrature local oscillator signal QLS has an in-phase local oscillator signal LSI and a quadrature-phase local oscillator signal LSQ.
- the in-phase local oscillator signal LSI and the quadrature-phase local oscillator signal LSQ are both CW signals, such that an amplitude of the quadrature- phase local oscillator signal LSQ is about equal to an amplitude of the in- phase local oscillator signal LSI. Further, the quadrature-phase local oscillator signal LSQ is phase-shifted from the in-phase local oscillator signal LSI by about 90 degrees.
- control circuitry subset 44 provides a digital test magnitude signal DTM to the digital up-converter 42.
- the digital up-converter 42 up-converts the digital test magnitude signal DTM using the quadrature local oscillator signal QLS to provide the digital quadrature test signal DTS.
- the digital up- converter 42 provides the digital in-phase test signal DTI based on the in- phase local oscillator signal LSI and provides the digital quadrature-phase test signal DTQ based on the quadrature-phase local oscillator signal LSQ, such that magnitudes of the digital in-phase test signal DTI and the digital quadrature-phase test signal DTQ are based on the digital test magnitude signal DTM. Further, a frequency of the digital in-phase test signal DTI is about equal to a frequency of the in-phase local oscillator signal LSI, and a frequency of the digital quadrature-phase test signal DTQ is about equal to a frequency of the quadrature-phase local oscillator signal LSQ.
- the digital in- phase test signal DTI is phase-shifted from the in-phase local oscillator signal LSI by about 180 degrees
- the digital quadrature-phase test signal DTQ is phase-shifted from the quadrature-phase local oscillator signal LSQ by about 180 degrees.
- the digital in-phase test signal DTI is about phase-aligned with the in-phase local oscillator signal LSI
- the digital quadrature-phase test signal DTQ is about phase-aligned with the quadrature-phase local oscillator signal LSQ.
- the quadrature down-converter output signal QDO has an in-phase down-converter output signal DOI and a quadrature-phase down-converter output signal DOQ.
- the averaged frequency converter output signal AFC has an in-phase frequency converter output signal FCI and a quadrature-phase frequency converter output signal FCQ. Further, the digital frequency converter 20 provides the averaged frequency converter output signal AFC to the control circuitry subset 44.
- FIG. 7 shows details of the IQ to RF modulator 14 illustrated in Figure 6 according to one embodiment of the IQ to RF modulator 14.
- the IQ to RF modulator 14 includes a first in-phase RF mixer 46, a first quadrature- phase RF mixer 48, and an RF combiner 50.
- the first in-phase RF mixer 46 RF modulates the in-phase carrier signal CSI using the in-phase test signal TSI by mixing the in-phase carrier signal CSI and the in- phase test signal TSI to provide an in-phase RF signal RFI.
- the first quadrature-phase RF mixer 48 RF modulates the quadrature- phase carrier signal CSQ using the quadrature-phase test signal TSQ by mixing the quadrature-phase carrier signal CSQ and the quadrature-phase test signal TSQ to provide a quadrature-phase RF signal RFQ.
- the RF combiner 50 receives and combines the in-phase RF signal RFI and the quadrature-phase RF signal RFQ to provide the RF modulator output signal MOS.
- Figure 8 shows details of the RF to IQ down-converter 18 illustrated in Figure 6 according to one embodiment of the RF to IQ down-converter 1 8.
- the RF to IQ down-converter 18 includes a second in-phase RF mixer 52, a second quadrature-phase RF mixer 54, and an RF splitter 56.
- the RF splitter 56 receives and splits the down-converter RF input signal DIS to provide an in-phase side RF signal RSI and a quadrature-phase side RF signal RSQ.
- the second in-phase RF mixer 52 down-converts the in-phase side RF signal RSI using the in-phase carrier signal CSI by mixing the in-phase side RF signal RSI and the in-phase carrier signal CSI to provide the in-phase down-converter output signal DOI.
- the second quadrature-phase RF mixer 54 down-converts the quadrature-phase side RF signal RSQ using the quadrature-phase carrier signal CSQ by mixing the quadrature-phase side RF signal RSQ and the quadrature-phase carrier signal CSQ to provide the quadrature-phase down- converter output signal DOQ.
- FIG. 9 shows details of the digital frequency converter 20 illustrated in Figure 6 according to one embodiment of the digital frequency converter 20.
- the digital frequency converter 20 includes a quadrature analog-to-digital converter (ADC) 58, a complex multiplier 60, and averaging circuitry 62.
- ADC analog-to-digital converter
- the quadrature ADC 58 receives and analog-to-digital converts the quadrature down-converter output signal QDO to provide a digital quadrature down-converter signal DDO.
- the quadrature down-converter output signal QDO has the in-phase down-converter output signal DOI and the quadrature-phase down-converter output signal DOQ.
- the digital quadrature down-converter signal DDO has a digital in-phase down-converter signal DDI and a digital quadrature-phase down-converter signal DDQ.
- the quadrature ADC 58 receives and analog-to-digital converts the in-phase down-converter output signal DOI to provide the digital in-phase down-converter signal DDI. Further, the quadrature ADC 58 receives and analog-to-digital converts the quadrature-phase down-converter output signal DOQ to provide the digital quadrature-phase down-converter signal DDQ. To provide accurate analog-to-digital conversions, a one-bit resolution of the quadrature ADC 58 needs to be small compared to an amplitude of the in-phase down-converter output signal DOI and to an amplitude of the quadrature-phase down-converter output signal DOQ.
- the complex multiplier 60 receives and multiplies the digital quadrature down-converter signal DDO and the quadrature local oscillator signal QLS to provide a quadrature complex multiplier output signal CMO, which has an in-phase complex multiplier output signal CMI and a quadrature-phase complex multiplier output signal CMQ.
- the multiplication of the digital quadrature down-converter signal DDO and the quadrature local oscillator signal QLS is a complex multiplication.
- the complex multiplier 60 Since the digital quadrature test signal DTS is based on the quadrature local oscillator signal QLS, the multiplication of the digital quadrature down- converter signal DDO and the quadrature local oscillator signal QLS is synchronized to the digital quadrature test signal DTS.
- the complex multiplier 60 functions as a synchronous down-mixer of the quadrature test signal QTS ( Figure 6), which has a frequency offset. Therefore, the complex multiplier 60 synchronizes the quadrature down-converter output signal QDO to the quadrature test signal QTS ( Figure 6).
- the averaging circuitry 62 receives and averages the quadrature complex multiplier output signal CMO to provide the averaged frequency converter output signal AFC. Specifically, the averaging circuitry 62 receives and averages the in-phase complex multiplier output signal CMI to provide the in-phase frequency converter output signal FCI, and receives and averages the quadrature-phase complex multiplier output signal CMQ to provide the quadrature-phase frequency converter output signal FCQ.
- the quadrature complex multiplier output signal CMO negative effects of certain shortcomings of the RF to IQ down-converter 1 8 ( Figure 6) may be reduced.
- Such shortcomings may include RF carrier leakage between the quadrature local oscillator 22 ( Figure 6) and the RF to IQ down- converter 1 8 ( Figure 6), interference from RF images as a result of mixing, quadrature, mismatch in the RF to IQ down-converter 1 8 ( Figure 6), the like, or any combination thereof.
- the averaging circuitry 62 to minimize error, during the test mode, averages the quadrature complex multiplier output signal CMO for an integer number of samples in one period of the digital quadrature test signal DTS ( Figure 6) and an integer number of periods of the digital quadrature test signal DTS ( Figure 6). In an alternate embodiment of the averaging circuitry 62, to minimize error, during the test mode, the averaging circuitry 62 averages the quadrature complex multiplier output signal CMO for a long time period relative to one period of the digital quadrature test signal DTS ( Figure 6).
- AFCM is a complex magnitude of the averaged frequency converter output signal AFC, which is a complex signal.
- DTSA is an amplitude of the digital quadrature test signal DTS ( Figure 6).
- GAIN is the measured complex gain of the transmit path 1 6 ( Figure 6).
- SF is a complex scaling factor.
- EQ. 1 is an equation for AFCM as shown below.
- AFCM GAIN X DTSA X SF.
- the complex scaling factor compensates for gains and losses in the signal path other than the complex gain of the transmit path 16 ( Figure 6).
- the coupling factor of the RF coupler 28 ( Figure 6) would be included in the complex scaling factor.
- EQ. 2 is an equation for measured complex gain of the transmit path 16 ( Figure 6) as shown below.
- GAIN AFCM / (DTSA X SF).
- a sampling rate of the quadrature ADC 58 is about equal to a sampling rate of the quadrature DAC 24 ( Figure 6).
- the complex multiplier 60 must perform a complex multiplication for each quadrature sample provided by the quadrature ADC 58.
- the sampling rate of the quadrature ADC 58 is less than the sampling rate of the quadrature DAC 24 ( Figure 6).
- some information in the quadrature down-converter output signal QDO is discarded.
- sampling the quadrature down-converter output signal QDO at specific times much of the relevant information in the quadrature down-converter output signal QDO may be extracted.
- the quadrature ADC 58 when the sampling rate of the quadrature ADC 58 is less than the sampling rate of the quadrature DAC 24 ( Figure 6), in one embodiment of the quadrature ADC 58, sampling by the quadrature ADC 58 is delayed to compensate for the processing delay in the RF communications system 10 ( Figure 6).
- the quadrature down-converter output signal QDO is sampled at correlating amplitude peaks of the in-phase local oscillator signal LSI and the quadrature-phase local oscillator signal LSQ.
- the quadrature down-converter output signal QDO is sampled four times per period of the quadrature test signal QTS ( Figure 6).
- the quadrature down-converter output signal QDO is sampled eight times per period of the quadrature test signal QTS ( Figure 6).
- the quadrature down- converter output signal QDO is sampled sixteen times per period of the quadrature test signal QTS ( Figure 6).
- the quadrature down-converter output signal QDO is sampled thirty-two times per period of the quadrature test signal QTS ( Figure 6).
- Figures 10A, 10B, 10C, and 10D are graphs illustrating the in-phase local oscillator signal LSI, the quadrature-phase local oscillator signal LSQ, the in-phase down-converter output signal DOI, and the quadrature-phase down-converter output signal DOQ, respectively, shown in Figure 9 according to one embodiment of the RF communications system 1 0 ( Figure 6).
- Both the in-phase local oscillator signal LSI and the quadrature-phase local oscillator signal LSQ have a quadrature leg amplitude 64.
- the in-phase local oscillator signal LSI has a positive in-phase amplitude peak 66 and a negative in-phase amplitude peak 68.
- the quadrature-phase local oscillator signal LSQ has a positive quadrature-phase amplitude peak 70 and a negative quadrature- phase amplitude peak 72.
- the quadrature-phase test signal TSQ ( Figure 6) is phase-shifted from the in-phase test signal TSI ( Figure 6) by about 90 degrees and the quadrature-phase local oscillator signal LSQ is phase-shifted from the in-phase local oscillator signal LSI by about 90 degrees.
- the in-phase local oscillator signal LSI is about phase- aligned with the in-phase test signal TSI ( Figure 6).
- the quadrature- phase test signal TSQ ( Figure 6) is phase-shifted from the quadrature local oscillator signal QLS by about 180 degrees.
- the digital up-converter 42 ( Figure 6) provides the 180 degree phase-shift between the quadrature-phase test signal TSQ ( Figure 6) and the quadrature local oscillator signal QLS.
- the quadrature-phase test signal TSQ and the quadrature local oscillator signal QLS have counter-rotating IQ vectors.
- the counter- rotating IQ vectors allow the complex multiplier 60 ( Figure 9) to synchronously down-mix the quadrature local oscillator signal QLS ( Figure 9) and the quadrature test signal embedded in the quadrature down-converter output signal QDO ( Figure 9) to extract the complex gain of the transmit path 16
- quadrature-phase down-converter output signal DOQ both illustrate information that correlates with the in-phase local oscillator signal LSI and the quadrature-phase local oscillator signal LSQ, respectively.
- the correlating information in the in-phase down-converter output signal DOI and the quadrature-phase down-converter output signal DOQ is delayed from the in- phase local oscillator signal LSI and the quadrature-phase local oscillator signal LSQ due to the processing delay.
- sampling by the quadrature ADC 58 may need to be delayed by a sample delay 74 to align the correlating information in the in- phase down-converter output signal DOI and the quadrature-phase down- converter output signal DOQ with the in-phase local oscillator signal LSI and the quadrature-phase local oscillator signal LSQ, respectively.
- the in-phase down-converter output signal DOI and the quadrature- phase down-converter output signal DOQ have a sample period 76, which is about equal to a period of the quadrature local oscillator signal QLS.
- the in- phase down-converter output signal DOI and the quadrature-phase down- converter output signal DOQ are sampled four times per sample period 76.
- a first sample 78 of the in-phase down-converter output signal DOI and the quadrature-phase down-converter output signal DOQ is taken when the in- phase down-converter output signal DOI correlates to the positive in-phase amplitude peak 66.
- a second sample 80 of the in-phase down-converter output signal DOI and the quadrature-phase down-converter output signal DOQ is taken when the quadrature-phase down-converter output signal DOQ correlates to the positive quadrature-phase amplitude peak 70.
- a third sample 82 of the in-phase down-converter output signal DOI and the quadrature-phase down-converter output signal DOQ is taken when the in- phase down-converter output signal DOI correlates to the negative in-phase amplitude peak 68.
- a fourth sample 84 of the in-phase down-converter output signal DOI and the quadrature-phase down-converter output signal DOQ is taken when the quadrature-phase down-converter output signal DOQ correlates to the negative quadrature-phase amplitude peak 72.
- the first sample 78 of the in-phase down-converter output signal DOI has a first sample in-phase magnitude 86.
- the first sample 78 of the quadrature-phase down-converter output signal DOQ has a first sample quadrature-phase magnitude 88.
- the second sample 80 of the in-phase down-converter output signal DOI has a second sample in-phase magnitude 90.
- the second sample 80 of the quadrature-phase down-converter output signal DOQ has a second sample quadrature-phase magnitude 92.
- the third sample 82 of the in-phase down-converter output signal DOI has a third sample in-phase magnitude 94.
- the third sample 82 of the quadrature-phase down-converter output signal DOQ has a third sample quadrature-phase magnitude 96.
- the fourth sample 84 of the in-phase down-converter output signal DOI has a fourth sample in-phase magnitude 98.
- the fourth sample 84 of the quadrature-phase down-converter output signal DOQ has a fourth sample quadrature-phase magnitude 1 00.
- the quadrature leg amplitude 64 ( Figure 1 0A) is scaled to be 1 .
- a magnitude of the in-phase local oscillator signal LSI is 1 , 0, or -1 and a magnitude of the quadrature-phase local oscillator signal LSQ is 1 , 0, or -1 .
- the complex multiplier 60 performs a complex multiplication of the quadrature local oscillator signal QLS times the digital quadrature down-converter signal DDO to provide the quadrature complex multiplier output signal CMO.
- the quadrature local oscillator signal QLS may be represented as LSI + jLSQ
- the digital quadrature down- converter signal DDO may be represented as DDI + jDDQ
- the quadrature local oscillator signal QLS may be represented as LSI + jLSQ
- DDO digital quadrature down- converter signal
- the complex multiplier 60 performs a complex multiplication of the quadrature local oscillator signal QLS times the digital quadrature down-converter signal DDO to provide the quadrature complex multiplier output signal CMO.
- quadrature complex multiplier output signal CMO may be represented as CMI + jCMQ.
- first sample in-phase magnitude 86 is represented as “86”.
- the first sample quadrature-phase magnitude 88 is represented as “88”.
- the second sample in-phase magnitude 90 is represented as "90”.
- the second sample quadrature-phase magnitude 92 is represented as "92”.
- the third sample in-phase magnitude 94 is represented as "94”.
- the third sample quadrature-phase magnitude 96 is represented as "96”.
- the fourth sample in- phase magnitude 98 is represented as "98".
- fourth sample quadrature- phase magnitude 100 is represented as "100".
- the table below shows magnitudes of the in-phase local oscillator signal LSI, the quadrature-phase local oscillator signal LSQ, the digital in-phase down-converter signal DDI, the digital quadrature-phase down-converter signal DDQ, the in-phase complex multiplier output signal CMI, and the quadrature-phase complex multiplier output signal CMQ during the four samples previously described.
- the quadrature leg amplitude 64 ( Figure 10A) is scaled to be 1 .
- the in-phase complex multiplier output signal CMI and the quadrature-phase complex multiplier output signal CMQ are easily provided by the complex multiplier 60.
- the complex multiplier 60 for the first sample, the complex multiplier 60 need only forward the digital in-phase down-converter signal DDI to provide the in-phase complex multiplier output signal CMI and forward the digital quadrature-phase down-converter signal DDQ to provide the quadrature-phase complex multiplier output signal CMQ.
- the complex multiplier 60 need only negate and forward the digital quadrature-phase down-converter signal DDQ to provide the in-phase complex multiplier output signal CMI, and forward the digital in-phase down-converter signal DDI to provide the quadrature-phase complex multiplier output signal CMQ.
- the complex multiplier 60 need only negate and forward the digital in-phase down- converter signal DDI to provide the in-phase complex multiplier output signal CMI, and negate and forward the digital quadrature-phase down-converter signal DDQ to provide the quadrature-phase complex multiplier output signal CMQ.
- the complex multiplier 60 need only negate and forward the digital in-phase down-converter signal DDI to provide the quadrature-phase complex multiplier output signal CMQ, and forward the digital quadrature-phase down-converter signal DDQ to provide the in-phase complex multiplier output signal CMI.
- Figures 1 1 A, 1 1 B, 1 1 C, and 1 1 D are graphs illustrating the in-phase local oscillator signal LSI, the quadrature-phase local oscillator signal LSQ, the in-phase down-converter output signal DOI, and the quadrature-phase down-converter output signal DOQ, respectively, shown in Figure 9 according to an alternate embodiment of the RF communications system 10 ( Figure 6).
- the in-phase local oscillator signal LSI, the quadrature-phase local oscillator signal LSQ, the in-phase down-converter output signal DOI, and the quadrature-phase down-converter output signal DOQ illustrated in Figures 1 1 A, 1 1 B, 1 1 C, and 1 1 D are similar to the in-phase local oscillator signal LSI, the quadrature-phase local oscillator signal LSQ, the in-phase down-converter output signal DOI, and the quadrature-phase down-converter output signal DOQ illustrated in Figures 10A, 10B, 10C, and 1 0D, except the in-phase local oscillator signal LSI, the quadrature-phase local oscillator signal LSQ, the in- phase down-converter output signal DOI, and the quadrature-phase down- converter output signal DOQ illustrated in Figures 10A, 10B, 10C, and 10D are sinusoidal signals, whereas the in-phase local oscillator signal LSI, the quadrat
- the in-phase test signal TSI ( Figure 6) is approximately a square wave and the quadrature-phase test signal TSQ ( Figure 6) is approximately a square wave.
- sampling by the quadrature ADC 58 ( Figure 9) is delayed by the sample delay 74 to allow a steady-state to be reached before sampling the quadrature down-converter output signal QDO ( Figure 9).
- the complex multiplier 60 ( Figure 9) if the averaging circuitry 62 ( Figure 9) is not capable of accepting negative values, the complex multiplier 60 ( Figure 9) could add the four samples together to provide a sum to the averaging circuitry 62 ( Figure 9).
- the complex multiplier 60 ( Figure 9) may be fairly simple.
- the complex multiplier 60 ( Figure 9 9) is implemented in software running on a processor, such as a micro-controller.
- the complex multiplier 60 includes multiplexers, digital summing circuitry ( Figure 9), digital difference circuitry, and the like.
- Figure 12 illustrates a process for processing the in-phase down- converter output signal DOI and the quadrature-phase down-converter output signal DOQ illustrated in Figure 9 according to one embodiment of the digital frequency converter 20 ( Figure 9).
- This process may be part of the frequency converting the quadrature down-converter output signal QDO to provide the averaged frequency converter output signal AFC (Step A14) illustrated in Figure 5.
- the process describes adding the four samples together to provide a sum to the averaging circuitry 62 ( Figure 9).
- the process begins by providing and clearing an in-phase register (not shown) and a quadrature-phase register (not shown)(Step B10).
- the in- phase register (not shown) and the quadrature-phase register (not shown) are part of the complex multiplier 60 ( Figure 9).
- the process continues by sampling the in-phase down-converter output signal DOI ( Figure 9) and the quadrature-phase down-converter output signal DOQ ( Figure 9) using the quadrature ADC 58 ( Figure 9) to obtain a first in-phase sample and a first quadrature-phase sample, respectively (Step B12).
- the process progresses by adding the first in-phase sample to the in-phase register and adding the first quadrature-phase sample to the quadrature-phase register (Step B14).
- the process continues by sampling the in-phase down-converter output signal DOI ( Figure 9) and the quadrature-phase down-converter output signal DOQ ( Figure 9) using the quadrature ADC 58 ( Figure 9) to obtain a second in-phase sample and a second quadrature-phase sample,
- Step B16 The process progresses by adding the second in- phase sample to the quadrature-phase register and subtracting the second quadrature-phase sample from the in-phase register (Step B18).
- the process continues by sampling the in-phase down-converter output signal DOI ( Figure 9) and the quadrature-phase down-converter output signal DOQ ( Figure 9) using the quadrature ADC 58 ( Figure 9) to obtain a third in-phase sample and a third quadrature-phase sample, respectively (Step B20).
- the process progresses by subtracting the third in-phase sample from the in-phase register and subtracting the third quadrature-phase sample from the quadrature-phase register (Step B22).
- the process continues by sampling the in-phase down-converter output signal DOI ( Figure 9) and the quadrature-phase down-converter output signal DOQ ( Figure 9) using the quadrature ADC 58 ( Figure 9) to obtain a fourth in-phase sample and a fourth quadrature-phase sample, respectively (Step B24).
- the process progresses by subtracting the fourth in-phase sample from the quadrature-phase register and adding the fourth quadrature- phase sample to the in-phase register (Step B26).
- the process concludes by forwarding contents of the in-phase register and the quadrature-phase register to the averaging circuitry 62 ( Figure 9) via the in-phase complex multiplier output signal CMI ( Figure 9) and the quadrature-phase complex multiplier output signal CMQ ( Figure 9), respectively (Step B28).
- the quadrature test signal QTS ( Figure 6) is based on the quadrature local oscillator signal QLS ( Figure 6) and there is a processing delay from the quadrature local oscillator signal QLS ( Figure 9) to correlating information in the in-phase down-converter output signal DOI ( Figure 9) and the quadrature-phase down-converter output signal DOQ ( Figure 9). Therefore, in one embodiment of the quadrature ADC 58 ( Figure 9), sampling by the quadrature ADC 58 ( Figure 9) is delayed to compensate for the processing delay in the RF communications system 10 ( Figure 6).
- sampling the in-phase down-converter output signal DOI ( Figure 9) and the quadrature-phase down-converter output signal DOQ ( Figure 9) is delayed to compensate for the processing delay from the quadrature local oscillator signal QLS ( Figure 9) to correlating information in the in-phase down-converter output signal DOI ( Figure 9) and the quadrature-phase down- converter output signal DOQ ( Figure 9).
- Figure 13 illustrates a process for processing the in-phase down- converter output signal DOI and the quadrature-phase down-converter output signal DOQ illustrated in Figure 9 according to an alternate embodiment of the digital frequency converter 20 ( Figure 9).
- This process may be part of the frequency converting the quadrature down-converter output signal QDO to provide the averaged frequency converter output signal AFC (Step A14) illustrated in Figure 5.
- This process describes adding multiple samples together to provide a sum to the averaging circuitry 62 ( Figure 9).
- this process illustrated in Figure 13 is a generalized version of the process illustrated in Figure 12.
- the process begins by providing and clearing an in-phase register (not shown) and a quadrature-phase register (not shown)(Step C10).
- the in- phase register (not shown) and the quadrature-phase register (not shown) are part of the complex multiplier 60 ( Figure 9).
- the process continues by sampling the in-phase down-converter output signal DOI ( Figure 9) and the quadrature-phase down-converter output signal DOQ ( Figure 9) using the quadrature ADC 58 ( Figure 9) to obtain an in-phase sample and a quadrature- phase sample, respectively (Step C12).
- the process progresses by adding or subtracting the in-phase sample to or from, respectively, one of the in-phase register and the quadrature-phase register (Step C14).
- the process continues by adding or subtracting the quadrature-phase sample to or from, respectively, another of the in-phase register and the quadrature-phase register (Step C16).
- the process proceeds by repeating the sampling the in- phase down-converter output signal DOI ( Figure 9) and the quadrature-phase down-converter output signal DOQ ( Figure 9), the adding or subtracting the in-phase sample, and the adding or subtracting the quadrature-phase sample, as necessary (Step C18).
- the process concludes by forwarding contents of the in-phase register and the quadrature-phase register to the averaging circuitry 62 ( Figure 9) via the in-phase complex multiplier output signal CMI ( Figure 9) and the quadrature-phase complex multiplier output signal CMQ ( Figure 9), respectively (Step C20).
- the present disclosure relates to a simple method of using such feedback systems so that is insensitive to most of classical IQ receiver impairments, simple enough that it is possible to implement it directly on transceiver silicon or firmware without having to implement exotic hardware or software functions.
- the measurement method is designed to be used with IQ receiver like measurement systems, which is insensitive to most of the impairments common to such arrangements. Doing so can help improving significantly measurement accuracy without complexity overhead.
- This technique can be used wherever power or gain measurements are required, like cellular transmitters, envelope following systems, and the like. This may enable accurate power/gain calibration from low cost/low performance IQ receiver feedback path hardware.
- FIG. 1 An example of a transmitter system using an IQ receiver as a feedback path is given in Figure 1 .
- the local oscillator is shared between transmit and feedback path, such that feedback output will always be phase synchronous to transmit path.
- Simple IQ receivers are using IQ demodulators. Such architecture usually has some well-known impairments that can degrade measurement accuracy if not properly managed. Those impairments are represented in Figure 2.
- test signal at local oscillator frequency (i.e. in the case of an IQ transmitter constant DC values for both I and Q). This obviously is not the best thing to do to be insensitive to feedback IQ receiver, as both DC "test signal”, DC resulting of carrier leakage and image (also at DC frequency) will be measured at receiver output, with no way to distinguish test signals from impairments. Moreover, depending on (unpredictable) phase shift in the system, those different DC component with combine from out phase to in phase, resulting in some error that may be repeatable for a given unit in some given conditions, but that will be random unit to unit, condition to condition.
- DC can be estimated then removed from measured signal using a first measurement with no RF, then image can be managed averaging a few IQ power or magnitude measurements as presence of image produces a slight amplitude modulation depending on image and wanted signal relative phase.
- ⁇ DC is removed from signal prior to average power computation.
- BB(t) DC ⁇ e *TM + Sig + Img ⁇ e ⁇ ⁇ ⁇ ' + ⁇ ) + Noise ⁇ t) - e ⁇ i m t
- Average test tone power is then easily calculated. Because this method uses voltage averaging, average result is then a complex number. It is therefore also possible to get phase information from this which is useful information for example to calibrate a pre-distortion system.
- Figure 1 Example of transmitter system using IQ feedback receiver
- maglQTx xxx
Abstract
A method and apparatus for measuring a complex gain of a transmit path are disclosed. During a test mode, an IQ to radio frequency modulator modulates a quadrature RF carrier signal using a quadrature test signal. An RF to IQ down-converter down-converts a down-converter RF input signal to provide a quadrature down-converter output signal using the quadrature RF carrier signal. The down-converter RF input signal is based on the quadrature test signal and the gain of the transmit path. A digital frequency converter frequency converts the quadrature down-converter output signal, providing an averaged frequency converter output signal, which is a quadrature direct current signal representative of an amplitude of the quadrature test signal and the gain of the transmit path. Therefore, a measured gain of the transmit path is based on the amplitude of the quadrature test signal and averaged frequency converter output signal.
Description
RUGGED IQ RECEIVER BASED RF GAIN MEASUREMENTS
Priority Claims
[0001] The present application claims priority to U.S. provisional patent application number 61 /491 ,416, filed May 31 , 201 1 . Further, U.S. provisional patent application number 61 /491 ,41 6 is hereby incorporated herein by reference in its entirety.
Field of the Disclosure
[0002] Embodiments of the present disclosure relate to radio frequency (RF) transmitter circuitry, which may be used in RF communications systems, and calibration of the RF transmitter circuitry.
Background of the Disclosure
[0003] As wireless communications technologies evolve, wireless communications systems become increasingly sophisticated. As such, wireless communications protocols continue to expand and change to take advantage of the technological evolution, which may provide support for increasing numbers of simultaneous users in a given RF communications space. In this regard, close management and control of RF transmitters utilized by the simultaneous users may be required, thereby requiring ongoing adjustments of the RF transmitters. RF gains of the RF transmitters may vary with different operational parameters, such as output power, power amplifier supply voltage, type of RF modulation, and the like. As such, certain RF transmitter adjustments may be required based on RF gain. Such
adjustments may include changes in transmitter pre-distortion, changes in envelope tracking system operation, changes in transmitter bias, and the like. Therefore, pre-determining a complex RF gain of a transmit path of a wireless device may be useful in making adjustments to the RF transmitter of the wireless device. Thus, there is a need for a pre-determined complex RF gain in the transmit path of the wireless device.
Summary of the Embodiments
[0004] Embodiments of the present disclosure relate to a method and an apparatus for measuring a complex gain of a transmit path. Circuitry includes an IQ to RF modulator, an RF to IQ down-converter, and a digital frequency converter. During a test mode, the IQ to RF modulator modulates a quadrature RF carrier signal using a quadrature test signal. During the test mode, the RF to IQ down-converter down-converts a down-converter RF input signal to provide a quadrature down-converter output signal using the quadrature RF carrier signal. The down-converter RF input signal is based on the quadrature test signal and the complex gain of the transmit path. During the test mode, the digital frequency converter frequency converts the quadrature down-converter output signal to provide an averaged frequency converter output signal, which is a quadrature DC signal that is representative of an amplitude and phase of the quadrature test signal and the complex gain of the transmit path. The quadrature down-converter output signal is synchronized to the quadrature test signal. A measured complex gain of the transmit path is based on the amplitude and phase of the quadrature test signal and the averaged frequency converter output signal.
[0005] The RF to IQ down-converter is part of an IQ receiver, which may be relatively inexpensive. Such IQ receivers may have certain shortcomings, such as RF carrier leakage, interference from RF images, and the like, that adversely affect complex gain measurements. However, by incorporating the digital frequency converter into the IQ receiver and using a special test signal, as described, the effects of such shortcomings are significantly reduced, thereby ruggedizing the IQ receiver when making complex gain
measurements.
[0006] Those skilled in the art will appreciate the scope of the present disclosure and realize additional aspects thereof after reading the following detailed description of the preferred embodiments in association with the accompanying drawing figures.
Brief Description of the Drawing Figures
[0007] The accompanying drawing figures incorporated in and forming a part of this specification illustrate several aspects of the disclosure, and together with the description serve to explain the principles of the disclosure.
[0008] Figure 1 shows an RF communications system during a test according to one embodiment of the RF communications system.
[0009] Figure 2 shows the RF communications system during the test mode according to an alternate embodiment of the RF communications system.
[0010] Figure 3 shows the RF communications system during the test mode according to an additional embodiment of the RF communications system.
[0011] Figure 4 shows the RF communications system during the normal operating mode according to another embodiment of the RF communications system.
[0012] Figure 5 illustrates a process for measuring a complex gain of a transmit path illustrated in Figure 1 according to one embodiment of the RF communications system.
[0013] Figure 6 shows the RF communications system during the test mode according to a further embodiment of the RF communications system.
[0014] Figure 7 shows details of an IQ to RF modulator illustrated in Figure 6 according to one embodiment of the IQ to RF modulator.
[0015] Figure 8 shows details of an RF to IQ down-converter illustrated in Figure 6 according to one embodiment of the RF to IQ down-converter.
[0016] Figure 9 shows details of a digital frequency converter illustrated in Figure 6 according to one embodiment of the digital frequency converter.
[0017] Figures 10A, 10B, 10C, and 10D are graphs illustrating an in-phase local oscillator signal, a quadrature-phase local oscillator signal, an in-phase down-converter output signal, and a quadrature-phase down-converter output signal, respectively, shown in Figure 9 according to one embodiment of the RF communications system.
[0018] Figures 1 1 A, 1 1 B, 1 1 C, and 1 1 D are graphs illustrating the in-phase local oscillator signal, the quadrature-phase local oscillator signal, the in- phase down-converter output signal, and the quadrature-phase down-
converter output signal, respectively, shown in Figure 9 according to an alternate embodiment of the RF communications system.
[0019] Figure 12 illustrates a process for processing an in-phase down- converter output signal and a quadrature-phase down-converter output signal illustrated in Figure 9 according to one embodiment of the digital frequency converter.
[0020] Figure 13 illustrates a process for processing the in-phase down- converter output signal and the quadrature-phase down-converter output signal illustrated in Figure 9 according to an alternate embodiment of the digital frequency converter.
Detailed Description of the Preferred Embodiments
[0021] The embodiments set forth below represent the necessary information to enable those skilled in the art to practice the disclosure and illustrate the best mode of practicing the disclosure. Upon reading the following description in light of the accompanying drawing figures, those skilled in the art will understand the concepts of the disclosure and will recognize applications of these concepts not particularly addressed herein. It should be understood that these concepts and applications fall within the scope of the disclosure and the accompanying claims.
[0022] Embodiments of the present disclosure relate to a method and an apparatus for measuring a complex gain of a transmit path. Circuitry includes an IQ to RF modulator, an RF to IQ down-converter, and a digital frequency converter. During a test mode, the IQ to RF modulator modulates a quadrature RF carrier signal using a quadrature test signal. During the test mode, the RF to IQ down-converter down-converts a down-converter RF input signal to provide a quadrature down-converter output signal using the quadrature RF carrier signal. The down-converter RF input signal is based on the quadrature test signal and the complex gain of the transmit path. During the test mode, the digital frequency converter frequency converts the quadrature down-converter output signal to provide an averaged frequency converter output signal, which is a quadrature DC signal that is representative of an amplitude and phase of the quadrature test signal and the complex gain of the transmit path. The quadrature down-converter output signal is
synchronized to the quadrature test signal. A measured complex gain of the transmit path is based on the amplitude and phase of the quadrature test signal and the averaged frequency converter output signal.
[0023] The RF to IQ down-converter is part of an IQ receiver, which may be relatively inexpensive. Such IQ receivers may have certain shortcomings, such as RF carrier leakage, interference from RF images, and the like, that adversely affect complex gain measurements. However, by incorporating the digital frequency converter into the IQ receiver and using a special test signal, as described, the effects of such shortcomings are significantly reduced, thereby ruggedizing the IQ receiver when making complex gain
measurements.
[0024] Figure 1 shows an RF communications system 10 during a test mode according to one embodiment of the RF communications system 10. The RF communications system 10 includes antenna facing circuitry 12, which includes an IQ to RF modulator 14, a transmit path 16, an RF to IQ down-converter 18, a digital frequency converter 20, a quadrature local oscillator 22, a quadrature digital to analog converter (DAC) 24, and control circuitry 26. The transmit path 1 6 includes an RF coupler 28. The RF communications system 10 further includes an RF antenna 30. In one embodiment of the transmit path 16, the transmit path 16 is an uplink path. The transmit path 16 is coupled between the IQ to RF modulator 14 and the RF antenna 30. The transmit path 1 6 may further include portions of or all of one or more RF amplifier stages, RF switching circuitry, RF filter circuitry, one or more RF diplexers, one or more RF duplexers, other RF filtering, impedance matching circuitry, other RF front-end circuitry, the like, or any combination thereof coupled in series with the RF coupler 28. During the test mode, the RF communications system 10 functions to measure a complex gain of the transmit path 1 6.
[0025] The control circuitry 26 selects one of the test mode and a normal operating mode. As such, the antenna facing circuitry 12 operates in the selected one of the test mode and the normal operating mode. In one embodiment of the RF communications system 10, during the test mode, the control circuitry 26 provides a digital quadrature test signal DTS to the quadrature DAC 24, which converts the digital quadrature test signal DTS
from a digital signal into an analog signal. Further, the control circuitry 26 provides a quadrature local oscillator signal QLS to the digital frequency converter 20. The quadrature local oscillator signal QLS is a digital signal. Specifically, during the test mode, the quadrature DAC 24 receives and digital-to-analog converts the digital quadrature test signal DTS to provide a quadrature test signal QTS, which is an analog signal, to the IQ to RF modulator 14.
[0026] During the test mode, the quadrature local oscillator 22 provides a quadrature RF carrier signal QCS to the IQ to RF modulator 14 and to the RF to IQ down-converter 18. During the test mode, the IQ to RF modulator 14 modulates the quadrature RF carrier signal QCS using the quadrature test signal QTS to provide a RF modulator output signal MOS to the transmit path 16. During the test mode, the RF coupler 28 couples a portion of an RF signal flowing through the RF coupler 28 to provide a down-converter RF input signal DIS to the RF to IQ down-converter 1 8. The RF signal flowing through the RF coupler 28 is based on the RF modulator output signal MOS. As such, the RF signal flowing through the RF coupler 28 is representative of the quadrature test signal QTS and the complex gain of the transmit path 16. In this regard, the portion of an RF signal flowing through the RF coupler 28 and the down-converter RF input signal DIS are also representative of the quadrature test signal QTS and the complex gain of the transmit path 16. Further, the down-converter RF input signal DIS is based on the quadrature test signal QTS and the complex gain of the transmit path 16.
[0027] During the test mode, the RF to IQ down-converter 1 8 down- converts the down-converter RF input signal DIS to provide a quadrature down-converter output signal QDO using the quadrature RF carrier signal QCS. In this regard, the quadrature down-converter output signal QDO is representative of an amplitude and phase of the quadrature test signal QTS and the complex gain of the transmit path 16. During the test mode, the digital frequency converter 20 frequency converts the quadrature down- converter output signal QDO to provide an averaged frequency converter output signal AFC to the control circuitry 26 using the quadrature local oscillator signal QLS. The quadrature down-converter output signal QDO is synchronized to the quadrature test signal QTS. As such, the averaged
frequency converter output signal AFC is a quadrature DC signal that is representative of an amplitude and phase of the quadrature test signal QTS and the complex gain of the transmit path 16. Specifically, a measured complex gain of the transmit path 16 is based on an amplitude and phase of the quadrature test signal QTS, which correlates to an amplitude and phase of the digital quadrature test signal DTS, and a magnitude and phase of the averaged frequency converter output signal AFC. Therefore, the control circuitry 26 may determine the measured complex gain of the transmit path 16 based on the quadrature local oscillator signal QLS and the averaged frequency converter output signal AFC.
[0028] Figure 2 shows the RF communications system 10 during the test mode according to an alternate embodiment of the RF communications system 1 0. The RF communications system 10 illustrated in Figure 2 is similar to the RF communications system 10 illustrated in Figure 1 , except the RF communications system 10 illustrated in Figure 2 further includes baseband facing circuitry 32. The antenna facing circuitry 12 includes the IQ to RF modulator 14, the transmit path 1 6, the RF to IQ down-converter 18, and the quadrature local oscillator 22, whereas the baseband facing circuitry 32 includes the digital frequency converter 20, the quadrature DAC 24, and the control circuitry 26.
[0029] Other embodiments of the RF communications system 10 may have different allocations of the IQ to RF modulator 14, the transmit path 1 6, the RF to IQ down-converter 1 8, the digital frequency converter 20, the quadrature local oscillator 22, the quadrature DAC 24, and the control circuitry 26 between the antenna facing circuitry 12 and the baseband facing circuitry 32. In one embodiment of the antenna facing circuitry 12, an RF front-end module provides the antenna facing circuitry 12. The RF front-end module includes at least one integrated circuit (IC). In one embodiment of the baseband facing circuitry 32, a baseband controller provides the baseband facing circuitry 32. The baseband controller includes at least one IC. In an alternate embodiment of the baseband facing circuitry 32, transceiver circuitry provides the baseband facing circuitry 32. The transceiver circuitry includes at least one IC.
[0030] Figure 3 shows the RF communications system 10 during the test mode according to an additional embodiment of the RF communications system 1 0. The RF communications system 10 illustrated in Figure 3 is similar to the RF communications system 10 illustrated in Figure 1 , except the RF communications system 10 illustrated in Figure 3 further includes the baseband facing circuitry 32 and the antenna facing circuitry 12 further includes a digital multiplexer 34. The baseband facing circuitry 32 includes baseband facing control circuitry 36, which is coupled to the control circuitry 26 via a digital communications bus 38. As such, the control circuitry 26 and the baseband facing control circuitry 36 can communicate with one another via the digital communications bus 38.
[0031] Both the antenna facing circuitry 12 and the baseband facing circuitry 32 operate in the selected one of the test mode and the normal operating mode. In one embodiment of the RF communications system 10, the baseband facing control circuitry 36 selects the one of the test mode and the normal operating mode and indicates the mode selection using the digital communications bus 38. During the test mode, the control circuitry 26 provides the digital quadrature test signal DTS to the digital multiplexer 34. During the normal operating mode, the baseband facing control circuitry 36 provides a digital quadrature transmit signal DTX to the digital multiplexer 34.
[0032] The digital multiplexer 34 provides a digital multiplexer output signal DMX to the quadrature DAC 24 based on forwarding either the digital quadrature test signal DTS or the digital quadrature transmit signal DTX. Specifically, during the test mode, the digital multiplexer 34 forwards the digital quadrature test signal DTS to provide the digital multiplexer output signal DMX. During the normal operating mode, the digital multiplexer 34 forwards the digital quadrature transmit signal DTX to provide the digital multiplexer output signal DMX. In an alternate embodiment of the RF communications system 10, during the normal operating mode, the baseband facing control circuitry 36 provides the digital quadrature transmit signal DTX to the digital multiplexer 34 via the digital communications bus 38 and the control circuitry 26. During the test mode, since the digital multiplexer output signal DMX is based on the digital quadrature test signal DTS, the quadrature
DAC 24 receives and digital-to-analog converts the digital multiplexer output signal DMX to provide the quadrature test signal QTS.
[0033] Figure 4 shows the RF communications system 10 during the normal operating mode according to another embodiment of the RF communications system 10. The RF communications system 10 illustrated in Figure 4 is similar to the RF communications system 10, except during the normal operating mode, the baseband facing control circuitry 36 provides the digital quadrature transmit signal DTX to the digital multiplexer 34. During the normal operating mode, the digital multiplexer 34 forwards the digital quadrature transmit signal DTX to provide the digital multiplexer output signal DMX. The quadrature DAC 24 receives and digital-to-analog converts the digital multiplexer output signal DMX to provide a quadrature transmit signal QTX instead of the quadrature test signal QTS.
[0034] Processing of the quadrature transmit signal QTX by the IQ to RF modulator 14 and the transmit path 16 during the normal operating mode may be similar to processing of the quadrature test signal QTS during the test mode. However, processing of the quadrature transmit signal QTX may include processing and forwarding the quadrature transmit signal QTX to the RF antenna 30. In one embodiment of the antenna facing circuitry 1 2, during the normal operating mode, feedback is used to feed a processed portion of the digital quadrature transmit signal QTX to the control circuitry 26 via the RF to IQ down-converter 18 and the digital frequency converter 20. In an alternate embodiment of the antenna facing circuitry 12, during the normal operating mode, feedback is not used. As such, during the normal operating mode, the RF to IQ down-converter 18 and the digital frequency converter 20 are not used.
[0035] During the normal operating mode, the IQ to RF modulator 14 RF modulates the quadrature RF carrier signal QCS using the quadrature transmit signal QTX to provide the RF modulator output signal MOS to the transmit path 1 6. Further, in one embodiment of the antenna facing circuitry 12, during the normal operating mode, the RF modulator output signal MOS is processed and forwarded to the RF antenna 30 via the transmit path 16.
[0036] Figure 5 illustrates a process for measuring the complex gain of the transmit path 1 6 illustrated in Figure 1 according to one embodiment of the RF
communications system 10. In this regard, all signals and apparatus elements in the process are illustrated in Figure 1 . The process begins by modulating the quadrature RF carrier signal QCS using the quadrature test signal QTS (Step A10). The process continues by down-converting the down- converter RF input signal DIS to provide the quadrature down-converter output signal QDO, such that the down-converter RF input signal DIS is based on the quadrature test signal QTS and the complex gain of the transmit path 16 (Step A12).
[0037] The process progresses by frequency converting the quadrature down-converter output signal QDO to provide the averaged frequency converter output signal AFC, which is a quadrature DC signal that is representative of the amplitude and phase of the quadrature test signal QTS and the complex gain of the transmit path 16, such that the quadrature down- converter output signal QDO is synchronized to the quadrature test signal QTS (Step A14). The process concludes by extracting the complex gain of the transmit path 16 based on the amplitude and phase of the quadrature test signal QTS and the magnitude and phase of the averaged frequency converter output signal AFC (Step A16).
[0038] Figure 6 shows the RF communications system 10 during the test mode according to a further embodiment of the RF communications system 10. The RF communications system 10 illustrated in Figure 6 is similar to the RF communications system 10 illustrated in Figure 1 , except the RF communications system 10 illustrated in Figure 6 shows details of the control circuitry 26 and details of the digital quadrature test signal DTS, the quadrature test signal QTS, the quadrature RF carrier signal QCS, the quadrature down-converter output signal QDO, and the averaged frequency converter output signal AFC. The digital quadrature test signal DTS has a digital in-phase test signal DTI and a digital quadrature-phase test signal DTQ. The quadrature test signal QTS has an in-phase test signal TSI and a quadrature-phase test signal TSQ.
[0039] A continuous wave (CW) signal is defined as an un-modulated signal of constant amplitude and frequency. In a first embodiment of the RF communications system 10, during the test mode, the digital in-phase test signal DTI is a CW signal and the digital quadrature-phase test signal DTQ is
a CW signal, such that an amplitude of the digital quadrature-phase test signal DTQ is about equal to an amplitude of the digital in-phase test signal DTI. Further, the digital quadrature-phase test signal DTQ is phase-shifted from the digital in-phase test signal DTI by about 90 degrees. Therefore, both the in-phase test signal TSI and the quadrature-phase test signal TSQ are CW signals, such that an amplitude of the quadrature-phase test signal TSQ is about equal to an amplitude of the in-phase test signal TSI. Further, the quadrature-phase test signal TSQ is phase-shifted from the in-phase test signal TSI by about 90 degrees.
[0040] The quadrature RF carrier signal QCS has an in-phase carrier signal CSI and a quadrature-phase carrier signal CSQ. In the first
embodiment of the RF communications system 10, during the test mode, the in-phase carrier signal CSI and the quadrature-phase carrier signal CSQ are both CW signals, such that an amplitude of the quadrature-phase carrier signal CSQ is about equal to an amplitude of the in-phase carrier signal CSI. Further, the quadrature-phase carrier signal CSQ is phase-shifted from the in- phase carrier signal CSI by about 90 degrees.
[0041] The control circuitry 26 includes a digital local oscillator 40, a digital up-converter 42, and a control circuitry subset 44. During the test mode, the digital local oscillator 40 provides a quadrature local oscillator signal QLS to the digital frequency converter 20 and to the digital up-converter 42. The quadrature local oscillator signal QLS has an in-phase local oscillator signal LSI and a quadrature-phase local oscillator signal LSQ. In the first embodiment of the RF communications system 10, during the test mode, the in-phase local oscillator signal LSI and the quadrature-phase local oscillator signal LSQ are both CW signals, such that an amplitude of the quadrature- phase local oscillator signal LSQ is about equal to an amplitude of the in- phase local oscillator signal LSI. Further, the quadrature-phase local oscillator signal LSQ is phase-shifted from the in-phase local oscillator signal LSI by about 90 degrees.
[0042] During the test mode, the control circuitry subset 44 provides a digital test magnitude signal DTM to the digital up-converter 42. The digital up-converter 42 up-converts the digital test magnitude signal DTM using the quadrature local oscillator signal QLS to provide the digital quadrature test
signal DTS. In one embodiment of the digital up-converter 42, the digital up- converter 42 provides the digital in-phase test signal DTI based on the in- phase local oscillator signal LSI and provides the digital quadrature-phase test signal DTQ based on the quadrature-phase local oscillator signal LSQ, such that magnitudes of the digital in-phase test signal DTI and the digital quadrature-phase test signal DTQ are based on the digital test magnitude signal DTM. Further, a frequency of the digital in-phase test signal DTI is about equal to a frequency of the in-phase local oscillator signal LSI, and a frequency of the digital quadrature-phase test signal DTQ is about equal to a frequency of the quadrature-phase local oscillator signal LSQ.
[0043] In a first embodiment of the digital up-converter 42, the digital in- phase test signal DTI is phase-shifted from the in-phase local oscillator signal LSI by about 180 degrees, and the digital quadrature-phase test signal DTQ is phase-shifted from the quadrature-phase local oscillator signal LSQ by about 180 degrees. In a second embodiment of the digital up-converter 42, the digital in-phase test signal DTI is about phase-aligned with the in-phase local oscillator signal LSI, and the digital quadrature-phase test signal DTQ is about phase-aligned with the quadrature-phase local oscillator signal LSQ.
[0044] The quadrature down-converter output signal QDO has an in-phase down-converter output signal DOI and a quadrature-phase down-converter output signal DOQ. The averaged frequency converter output signal AFC has an in-phase frequency converter output signal FCI and a quadrature-phase frequency converter output signal FCQ. Further, the digital frequency converter 20 provides the averaged frequency converter output signal AFC to the control circuitry subset 44.
[0045] Figure 7 shows details of the IQ to RF modulator 14 illustrated in Figure 6 according to one embodiment of the IQ to RF modulator 14. The IQ to RF modulator 14 includes a first in-phase RF mixer 46, a first quadrature- phase RF mixer 48, and an RF combiner 50. During the test mode, the first in-phase RF mixer 46 RF modulates the in-phase carrier signal CSI using the in-phase test signal TSI by mixing the in-phase carrier signal CSI and the in- phase test signal TSI to provide an in-phase RF signal RFI. During the test mode, the first quadrature-phase RF mixer 48 RF modulates the quadrature- phase carrier signal CSQ using the quadrature-phase test signal TSQ by
mixing the quadrature-phase carrier signal CSQ and the quadrature-phase test signal TSQ to provide a quadrature-phase RF signal RFQ. During the test mode, the RF combiner 50 receives and combines the in-phase RF signal RFI and the quadrature-phase RF signal RFQ to provide the RF modulator output signal MOS.
[0046] Figure 8 shows details of the RF to IQ down-converter 18 illustrated in Figure 6 according to one embodiment of the RF to IQ down-converter 1 8. The RF to IQ down-converter 18 includes a second in-phase RF mixer 52, a second quadrature-phase RF mixer 54, and an RF splitter 56. During the test mode, the RF splitter 56 receives and splits the down-converter RF input signal DIS to provide an in-phase side RF signal RSI and a quadrature-phase side RF signal RSQ. During the test mode, the second in-phase RF mixer 52 down-converts the in-phase side RF signal RSI using the in-phase carrier signal CSI by mixing the in-phase side RF signal RSI and the in-phase carrier signal CSI to provide the in-phase down-converter output signal DOI. During the test mode, the second quadrature-phase RF mixer 54 down-converts the quadrature-phase side RF signal RSQ using the quadrature-phase carrier signal CSQ by mixing the quadrature-phase side RF signal RSQ and the quadrature-phase carrier signal CSQ to provide the quadrature-phase down- converter output signal DOQ.
[0047] Figure 9 shows details of the digital frequency converter 20 illustrated in Figure 6 according to one embodiment of the digital frequency converter 20. The digital frequency converter 20 includes a quadrature analog-to-digital converter (ADC) 58, a complex multiplier 60, and averaging circuitry 62. During the test mode, the quadrature ADC 58 receives and analog-to-digital converts the quadrature down-converter output signal QDO to provide a digital quadrature down-converter signal DDO. The quadrature down-converter output signal QDO has the in-phase down-converter output signal DOI and the quadrature-phase down-converter output signal DOQ. The digital quadrature down-converter signal DDO has a digital in-phase down-converter signal DDI and a digital quadrature-phase down-converter signal DDQ.
[0048] In this regard, the quadrature ADC 58 receives and analog-to-digital converts the in-phase down-converter output signal DOI to provide the digital
in-phase down-converter signal DDI. Further, the quadrature ADC 58 receives and analog-to-digital converts the quadrature-phase down-converter output signal DOQ to provide the digital quadrature-phase down-converter signal DDQ. To provide accurate analog-to-digital conversions, a one-bit resolution of the quadrature ADC 58 needs to be small compared to an amplitude of the in-phase down-converter output signal DOI and to an amplitude of the quadrature-phase down-converter output signal DOQ.
[0049] During the test mode, the complex multiplier 60 receives and multiplies the digital quadrature down-converter signal DDO and the quadrature local oscillator signal QLS to provide a quadrature complex multiplier output signal CMO, which has an in-phase complex multiplier output signal CMI and a quadrature-phase complex multiplier output signal CMQ. The multiplication of the digital quadrature down-converter signal DDO and the quadrature local oscillator signal QLS is a complex multiplication. Since the digital quadrature test signal DTS is based on the quadrature local oscillator signal QLS, the multiplication of the digital quadrature down- converter signal DDO and the quadrature local oscillator signal QLS is synchronized to the digital quadrature test signal DTS. In this regard, during one embodiment of the complex multiplier 60, the complex multiplier 60 functions as a synchronous down-mixer of the quadrature test signal QTS (Figure 6), which has a frequency offset. Therefore, the complex multiplier 60 synchronizes the quadrature down-converter output signal QDO to the quadrature test signal QTS (Figure 6).
[0050] During the test mode, the averaging circuitry 62 receives and averages the quadrature complex multiplier output signal CMO to provide the averaged frequency converter output signal AFC. Specifically, the averaging circuitry 62 receives and averages the in-phase complex multiplier output signal CMI to provide the in-phase frequency converter output signal FCI, and receives and averages the quadrature-phase complex multiplier output signal CMQ to provide the quadrature-phase frequency converter output signal FCQ. By averaging the quadrature complex multiplier output signal CMO, negative effects of certain shortcomings of the RF to IQ down-converter 1 8 (Figure 6) may be reduced. Such shortcomings may include RF carrier leakage between the quadrature local oscillator 22 (Figure 6) and the RF to IQ down-
converter 1 8 (Figure 6), interference from RF images as a result of mixing, quadrature, mismatch in the RF to IQ down-converter 1 8 (Figure 6), the like, or any combination thereof.
[0051] In one embodiment of the averaging circuitry 62, to minimize error, during the test mode, the averaging circuitry 62 averages the quadrature complex multiplier output signal CMO for an integer number of samples in one period of the digital quadrature test signal DTS (Figure 6) and an integer number of periods of the digital quadrature test signal DTS (Figure 6). In an alternate embodiment of the averaging circuitry 62, to minimize error, during the test mode, the averaging circuitry 62 averages the quadrature complex multiplier output signal CMO for a long time period relative to one period of the digital quadrature test signal DTS (Figure 6).
[0052] An equation relating a magnitude of the averaged frequency converter output signal AFC to the complex gain of the transmit path 16 (Figure 6) is presented. AFCM is a complex magnitude of the averaged frequency converter output signal AFC, which is a complex signal. DTSA is an amplitude of the digital quadrature test signal DTS (Figure 6). GAIN is the measured complex gain of the transmit path 1 6 (Figure 6). SF is a complex scaling factor. EQ. 1 is an equation for AFCM as shown below.
EQ. 1 : AFCM = GAIN X DTSA X SF.
[0053] The complex scaling factor compensates for gains and losses in the signal path other than the complex gain of the transmit path 16 (Figure 6). For example, the coupling factor of the RF coupler 28 (Figure 6) would be included in the complex scaling factor. By re-arranging EQ. 1 , EQ. 2 is an equation for measured complex gain of the transmit path 16 (Figure 6) as shown below. EQ. 2: GAIN = AFCM / (DTSA X SF).
[0054] To preserve information, in one embodiment of the RF
communications system 10 (Figure 6), a sampling rate of the quadrature ADC 58 is about equal to a sampling rate of the quadrature DAC 24 (Figure 6).
However, the complex multiplier 60 must perform a complex multiplication for each quadrature sample provided by the quadrature ADC 58.
[0055] Therefore, to reduce the computing load of the complex multiplier 60, in an alternate embodiment of the RF communications system 10 (Figure 6), the sampling rate of the quadrature ADC 58 is less than the sampling rate of the quadrature DAC 24 (Figure 6). In this regard, some information in the quadrature down-converter output signal QDO is discarded. However, by sampling the quadrature down-converter output signal QDO at specific times, much of the relevant information in the quadrature down-converter output signal QDO may be extracted.
[0056] There is a delay from the quadrature local oscillator signal QLS to correlating information in the quadrature down-converter output signal QDO. This delay is a processing delay and is a result of processing quadrature local oscillator signal QLS based signals through the digital up-converter 42 (Figure 6), the quadrature DAC 24 (Figure 6), the IQ to RF modulator 14 (Figure 6), the transmit path 16, and the RF to IQ down-converter 1 8 (Figure 6).
Therefore, when the sampling rate of the quadrature ADC 58 is less than the sampling rate of the quadrature DAC 24 (Figure 6), in one embodiment of the quadrature ADC 58, sampling by the quadrature ADC 58 is delayed to compensate for the processing delay in the RF communications system 10 (Figure 6). To maximize extraction of useful information from the quadrature down-converter output signal QDO, in one embodiment of the quadrature ADC 58, the quadrature down-converter output signal QDO is sampled at correlating amplitude peaks of the in-phase local oscillator signal LSI and the quadrature-phase local oscillator signal LSQ.
[0057] As such, in a first embodiment of the quadrature ADC 58, the quadrature down-converter output signal QDO is sampled four times per period of the quadrature test signal QTS (Figure 6). In a second embodiment of the quadrature ADC 58, the quadrature down-converter output signal QDO is sampled eight times per period of the quadrature test signal QTS (Figure 6). In a third embodiment of the quadrature ADC 58, the quadrature down- converter output signal QDO is sampled sixteen times per period of the quadrature test signal QTS (Figure 6). In a fourth embodiment of the quadrature ADC 58, the quadrature down-converter output signal QDO is
sampled thirty-two times per period of the quadrature test signal QTS (Figure 6).
[0058] Figures 10A, 10B, 10C, and 10D are graphs illustrating the in-phase local oscillator signal LSI, the quadrature-phase local oscillator signal LSQ, the in-phase down-converter output signal DOI, and the quadrature-phase down-converter output signal DOQ, respectively, shown in Figure 9 according to one embodiment of the RF communications system 1 0 (Figure 6). Both the in-phase local oscillator signal LSI and the quadrature-phase local oscillator signal LSQ have a quadrature leg amplitude 64. The in-phase local oscillator signal LSI has a positive in-phase amplitude peak 66 and a negative in-phase amplitude peak 68. The quadrature-phase local oscillator signal LSQ has a positive quadrature-phase amplitude peak 70 and a negative quadrature- phase amplitude peak 72.
[0059] In the embodiment of the RF communications system 10 (Figure 6) illustrated in Figures 1 0A, 10B, 1 0C, and 10D, the quadrature-phase test signal TSQ (Figure 6) is phase-shifted from the in-phase test signal TSI (Figure 6) by about 90 degrees and the quadrature-phase local oscillator signal LSQ is phase-shifted from the in-phase local oscillator signal LSI by about 90 degrees. The in-phase local oscillator signal LSI is about phase- aligned with the in-phase test signal TSI (Figure 6). However, the quadrature- phase test signal TSQ (Figure 6) is phase-shifted from the quadrature local oscillator signal QLS by about 180 degrees. The digital up-converter 42 (Figure 6) provides the 180 degree phase-shift between the quadrature-phase test signal TSQ (Figure 6) and the quadrature local oscillator signal QLS.
[0060] As such, the quadrature-phase test signal TSQ and the quadrature local oscillator signal QLS have counter-rotating IQ vectors. The counter- rotating IQ vectors allow the complex multiplier 60 (Figure 9) to synchronously down-mix the quadrature local oscillator signal QLS (Figure 9) and the quadrature test signal embedded in the quadrature down-converter output signal QDO (Figure 9) to extract the complex gain of the transmit path 16
(Figure 6) regardless of phase-alignment of the quadrature test signal and the quadrature local oscillator signal QLS (Figure 6). Therefore, the processing delay that was previously discussed does not affect the synchronous down- mixing. However, alternative embodiments of the RF communications system
10 (Figure 6) that do not incorporate counter-rotating IQ vectors may need to compensate for the effects of processing delay.
[0061] The in-phase down-converter output signal DOI and the
quadrature-phase down-converter output signal DOQ both illustrate information that correlates with the in-phase local oscillator signal LSI and the quadrature-phase local oscillator signal LSQ, respectively. The correlating information in the in-phase down-converter output signal DOI and the quadrature-phase down-converter output signal DOQ is delayed from the in- phase local oscillator signal LSI and the quadrature-phase local oscillator signal LSQ due to the processing delay. As a result, in embodiments of the RF communications system 10 (Figure 6) that do not incorporate counter- rotating IQ vectors, sampling by the quadrature ADC 58 may need to be delayed by a sample delay 74 to align the correlating information in the in- phase down-converter output signal DOI and the quadrature-phase down- converter output signal DOQ with the in-phase local oscillator signal LSI and the quadrature-phase local oscillator signal LSQ, respectively.
[0062] The in-phase down-converter output signal DOI and the quadrature- phase down-converter output signal DOQ have a sample period 76, which is about equal to a period of the quadrature local oscillator signal QLS. The in- phase down-converter output signal DOI and the quadrature-phase down- converter output signal DOQ are sampled four times per sample period 76. A first sample 78 of the in-phase down-converter output signal DOI and the quadrature-phase down-converter output signal DOQ is taken when the in- phase down-converter output signal DOI correlates to the positive in-phase amplitude peak 66. A second sample 80 of the in-phase down-converter output signal DOI and the quadrature-phase down-converter output signal DOQ is taken when the quadrature-phase down-converter output signal DOQ correlates to the positive quadrature-phase amplitude peak 70. A third sample 82 of the in-phase down-converter output signal DOI and the quadrature-phase down-converter output signal DOQ is taken when the in- phase down-converter output signal DOI correlates to the negative in-phase amplitude peak 68. A fourth sample 84 of the in-phase down-converter output signal DOI and the quadrature-phase down-converter output signal DOQ is
taken when the quadrature-phase down-converter output signal DOQ correlates to the negative quadrature-phase amplitude peak 72.
[0063] The first sample 78 of the in-phase down-converter output signal DOI has a first sample in-phase magnitude 86. The first sample 78 of the quadrature-phase down-converter output signal DOQ has a first sample quadrature-phase magnitude 88. The second sample 80 of the in-phase down-converter output signal DOI has a second sample in-phase magnitude 90. The second sample 80 of the quadrature-phase down-converter output signal DOQ has a second sample quadrature-phase magnitude 92. The third sample 82 of the in-phase down-converter output signal DOI has a third sample in-phase magnitude 94. The third sample 82 of the quadrature-phase down-converter output signal DOQ has a third sample quadrature-phase magnitude 96. The fourth sample 84 of the in-phase down-converter output signal DOI has a fourth sample in-phase magnitude 98. The fourth sample 84 of the quadrature-phase down-converter output signal DOQ has a fourth sample quadrature-phase magnitude 1 00.
[0064] To simplify the complex multiplier 60 (Figure 9), the quadrature leg amplitude 64 (Figure 1 0A) is scaled to be 1 . In one embodiment of the RF communications system 10 (Figure 6), to simplify the complex multiplier 60 (Figure 9), during multiplication of the digital quadrature down-converter signal DDO (Figure 9) and the quadrature local oscillator signal QLS (Figure 9), a magnitude of the in-phase local oscillator signal LSI is 1 , 0, or -1 and a magnitude of the quadrature-phase local oscillator signal LSQ is 1 , 0, or -1 .
[0065] Returning to Figure 9, the complex multiplier 60 performs a complex multiplication of the quadrature local oscillator signal QLS times the digital quadrature down-converter signal DDO to provide the quadrature complex multiplier output signal CMO. As such, in one embodiment of the RF communications system 10 (Figure 6), the quadrature local oscillator signal QLS may be represented as LSI + jLSQ, the digital quadrature down- converter signal DDO may be represented as DDI + jDDQ, and the
quadrature complex multiplier output signal CMO may be represented as CMI + jCMQ. Further, the first sample in-phase magnitude 86 is represented as "86". The first sample quadrature-phase magnitude 88 is represented as "88". The second sample in-phase magnitude 90 is represented as "90". The
second sample quadrature-phase magnitude 92 is represented as "92". The third sample in-phase magnitude 94 is represented as "94". The third sample quadrature-phase magnitude 96 is represented as "96". The fourth sample in- phase magnitude 98 is represented as "98". The fourth sample quadrature- phase magnitude 100 is represented as "100".
[0066] In this regard, the table below shows magnitudes of the in-phase local oscillator signal LSI, the quadrature-phase local oscillator signal LSQ, the digital in-phase down-converter signal DDI, the digital quadrature-phase down-converter signal DDQ, the in-phase complex multiplier output signal CMI, and the quadrature-phase complex multiplier output signal CMQ during the four samples previously described. To simplify calculations, the quadrature leg amplitude 64 (Figure 10A) is scaled to be 1 .
[0067] From the table, the in-phase complex multiplier output signal CMI and the quadrature-phase complex multiplier output signal CMQ are easily provided by the complex multiplier 60. In one embodiment of the complex multiplier 60, for the first sample, the complex multiplier 60 need only forward the digital in-phase down-converter signal DDI to provide the in-phase complex multiplier output signal CMI and forward the digital quadrature-phase down-converter signal DDQ to provide the quadrature-phase complex multiplier output signal CMQ.
[0068] For the second sample, the complex multiplier 60 need only negate and forward the digital quadrature-phase down-converter signal DDQ to provide the in-phase complex multiplier output signal CMI, and forward the digital in-phase down-converter signal DDI to provide the quadrature-phase complex multiplier output signal CMQ. For the third sample, the complex
multiplier 60 need only negate and forward the digital in-phase down- converter signal DDI to provide the in-phase complex multiplier output signal CMI, and negate and forward the digital quadrature-phase down-converter signal DDQ to provide the quadrature-phase complex multiplier output signal CMQ. For the fourth sample, the complex multiplier 60 need only negate and forward the digital in-phase down-converter signal DDI to provide the quadrature-phase complex multiplier output signal CMQ, and forward the digital quadrature-phase down-converter signal DDQ to provide the in-phase complex multiplier output signal CMI.
[0069] Figures 1 1 A, 1 1 B, 1 1 C, and 1 1 D are graphs illustrating the in-phase local oscillator signal LSI, the quadrature-phase local oscillator signal LSQ, the in-phase down-converter output signal DOI, and the quadrature-phase down-converter output signal DOQ, respectively, shown in Figure 9 according to an alternate embodiment of the RF communications system 10 (Figure 6). The in-phase local oscillator signal LSI, the quadrature-phase local oscillator signal LSQ, the in-phase down-converter output signal DOI, and the quadrature-phase down-converter output signal DOQ illustrated in Figures 1 1 A, 1 1 B, 1 1 C, and 1 1 D are similar to the in-phase local oscillator signal LSI, the quadrature-phase local oscillator signal LSQ, the in-phase down-converter output signal DOI, and the quadrature-phase down-converter output signal DOQ illustrated in Figures 10A, 10B, 10C, and 1 0D, except the in-phase local oscillator signal LSI, the quadrature-phase local oscillator signal LSQ, the in- phase down-converter output signal DOI, and the quadrature-phase down- converter output signal DOQ illustrated in Figures 10A, 10B, 10C, and 10D are sinusoidal signals, whereas the in-phase local oscillator signal LSI, the quadrature-phase local oscillator signal LSQ, the in-phase down-converter output signal DOI, and the quadrature-phase down-converter output signal DOQ illustrated in Figures 1 1 A, 1 1 B, 1 1 C, and 1 1 D are square-wave signals.
[0070] As such, the in-phase test signal TSI (Figure 6) is approximately a square wave and the quadrature-phase test signal TSQ (Figure 6) is approximately a square wave. In one embodiment of the RF communications system 1 0 (Figure 6) sampling by the quadrature ADC 58 (Figure 9) is delayed by the sample delay 74 to allow a steady-state to be reached before sampling the quadrature down-converter output signal QDO (Figure 9). In this
regard, after each transition of the phase test signal TSI (Figure 6) is and the quadrature-phase test signal TSQ (Figure 6), multiplication of the digital quadrature down-converter signal DDO (Figure 9) and the quadrature local oscillator signal QLS (Figure 9) occurs after a steady-state of the digital quadrature down-converter signal DDO (Figure 9) is reached.
[0071] In one embodiment of the complex multiplier 60 (Figure 9), if the averaging circuitry 62 (Figure 9) is not capable of accepting negative values, the complex multiplier 60 (Figure 9) could add the four samples together to provide a sum to the averaging circuitry 62 (Figure 9). In this regard, the complex multiplier 60 (Figure 9) may be fairly simple. In one embodiment of the complex multiplier 60 (Figure 9), the complex multiplier 60 (Figure 9) is implemented in software running on a processor, such as a micro-controller. In an alternate embodiment of the complex multiplier 60 (Figure 9), the complex multiplier 60 includes multiplexers, digital summing circuitry (Figure 9), digital difference circuitry, and the like.
[0072] Figure 12 illustrates a process for processing the in-phase down- converter output signal DOI and the quadrature-phase down-converter output signal DOQ illustrated in Figure 9 according to one embodiment of the digital frequency converter 20 (Figure 9). This process may be part of the frequency converting the quadrature down-converter output signal QDO to provide the averaged frequency converter output signal AFC (Step A14) illustrated in Figure 5. The process describes adding the four samples together to provide a sum to the averaging circuitry 62 (Figure 9).
[0073] The process begins by providing and clearing an in-phase register (not shown) and a quadrature-phase register (not shown)(Step B10). The in- phase register (not shown) and the quadrature-phase register (not shown) are part of the complex multiplier 60 (Figure 9). The process continues by sampling the in-phase down-converter output signal DOI (Figure 9) and the quadrature-phase down-converter output signal DOQ (Figure 9) using the quadrature ADC 58 (Figure 9) to obtain a first in-phase sample and a first quadrature-phase sample, respectively (Step B12). The process progresses by adding the first in-phase sample to the in-phase register and adding the first quadrature-phase sample to the quadrature-phase register (Step B14).
[0074] The process continues by sampling the in-phase down-converter output signal DOI (Figure 9) and the quadrature-phase down-converter output signal DOQ (Figure 9) using the quadrature ADC 58 (Figure 9) to obtain a second in-phase sample and a second quadrature-phase sample,
respectively (Step B16). The process progresses by adding the second in- phase sample to the quadrature-phase register and subtracting the second quadrature-phase sample from the in-phase register (Step B18).
[0075] The process continues by sampling the in-phase down-converter output signal DOI (Figure 9) and the quadrature-phase down-converter output signal DOQ (Figure 9) using the quadrature ADC 58 (Figure 9) to obtain a third in-phase sample and a third quadrature-phase sample, respectively (Step B20). The process progresses by subtracting the third in-phase sample from the in-phase register and subtracting the third quadrature-phase sample from the quadrature-phase register (Step B22).
[0076] The process continues by sampling the in-phase down-converter output signal DOI (Figure 9) and the quadrature-phase down-converter output signal DOQ (Figure 9) using the quadrature ADC 58 (Figure 9) to obtain a fourth in-phase sample and a fourth quadrature-phase sample, respectively (Step B24). The process progresses by subtracting the fourth in-phase sample from the quadrature-phase register and adding the fourth quadrature- phase sample to the in-phase register (Step B26).
[0077] The process concludes by forwarding contents of the in-phase register and the quadrature-phase register to the averaging circuitry 62 (Figure 9) via the in-phase complex multiplier output signal CMI (Figure 9) and the quadrature-phase complex multiplier output signal CMQ (Figure 9), respectively (Step B28).
[0078] As previously mentioned, in one embodiment of the RF
communications system 10 (Figure 6), the quadrature test signal QTS (Figure 6) is based on the quadrature local oscillator signal QLS (Figure 6) and there is a processing delay from the quadrature local oscillator signal QLS (Figure 9) to correlating information in the in-phase down-converter output signal DOI (Figure 9) and the quadrature-phase down-converter output signal DOQ (Figure 9). Therefore, in one embodiment of the quadrature ADC 58 (Figure 9), sampling by the quadrature ADC 58 (Figure 9) is delayed to compensate
for the processing delay in the RF communications system 10 (Figure 6). In this regard, sampling the in-phase down-converter output signal DOI (Figure 9) and the quadrature-phase down-converter output signal DOQ (Figure 9) is delayed to compensate for the processing delay from the quadrature local oscillator signal QLS (Figure 9) to correlating information in the in-phase down-converter output signal DOI (Figure 9) and the quadrature-phase down- converter output signal DOQ (Figure 9).
[0079] Figure 13 illustrates a process for processing the in-phase down- converter output signal DOI and the quadrature-phase down-converter output signal DOQ illustrated in Figure 9 according to an alternate embodiment of the digital frequency converter 20 (Figure 9). This process may be part of the frequency converting the quadrature down-converter output signal QDO to provide the averaged frequency converter output signal AFC (Step A14) illustrated in Figure 5. This process describes adding multiple samples together to provide a sum to the averaging circuitry 62 (Figure 9). In this regard, this process illustrated in Figure 13 is a generalized version of the process illustrated in Figure 12.
[0080] The process begins by providing and clearing an in-phase register (not shown) and a quadrature-phase register (not shown)(Step C10). The in- phase register (not shown) and the quadrature-phase register (not shown) are part of the complex multiplier 60 (Figure 9). The process continues by sampling the in-phase down-converter output signal DOI (Figure 9) and the quadrature-phase down-converter output signal DOQ (Figure 9) using the quadrature ADC 58 (Figure 9) to obtain an in-phase sample and a quadrature- phase sample, respectively (Step C12). The process progresses by adding or subtracting the in-phase sample to or from, respectively, one of the in-phase register and the quadrature-phase register (Step C14). The process continues by adding or subtracting the quadrature-phase sample to or from, respectively, another of the in-phase register and the quadrature-phase register (Step C16). The process proceeds by repeating the sampling the in- phase down-converter output signal DOI (Figure 9) and the quadrature-phase down-converter output signal DOQ (Figure 9), the adding or subtracting the in-phase sample, and the adding or subtracting the quadrature-phase sample, as necessary (Step C18). The process concludes by forwarding contents of
the in-phase register and the quadrature-phase register to the averaging circuitry 62 (Figure 9) via the in-phase complex multiplier output signal CMI (Figure 9) and the quadrature-phase complex multiplier output signal CMQ (Figure 9), respectively (Step C20).
[0081] Those skilled in the art will recognize improvements and modifications to the preferred embodiments of the present disclosure. All such improvements and modifications are considered within the scope of the concepts disclosed herein and the claims that follow. Appendix 1 includes information provided in U.S. provisional patent application number
61 /491 ,416, filed May 31 , 201 1 . This information is provided to support and clarify the invention.
APPENDIX 1
IMPAIRMENT RESISTANT CALIBRATION TECHNIQUE USING IQ RECEIVER
Background
[0082] In many systems like RF transmitters there is the need to calibrate and control either gain and/or phase of the system (like in envelope following or predistortion systems) or the output power of the system with enough accuracy, without having to build complex and current consuming feedback systems. In recent years, in the cellular and other industries, such feedback systems have begun to use low cost / low performance IQ receivers. Such choice has many advantages among which linearity and possibility to measure phase, but it also has many types of impairments that degrade the accuracy of measurement to the point of being barely usable in case high measurement accuracy is required. This is the case for example of Pseudo Envelope Following systems where transmitter feedback system can be used at production time to provide a very fast way to factory calibration of PA isoGain Vcc(Pin) rule.
Summary
[0083] The present disclosure relates to a simple method of using such feedback systems so that is insensitive to most of classical IQ receiver impairments, simple enough that it is possible to implement it directly on transceiver silicon or firmware without having to implement exotic hardware or software functions. The measurement method is designed to be used with IQ receiver like measurement systems, which is insensitive to most of the impairments common to such arrangements. Doing so can help improving significantly measurement accuracy without complexity overhead. This technique can be used wherever power or gain measurements are required, like cellular transmitters, envelope following systems, and the like. This may enable accurate power/gain calibration from low cost/low performance IQ receiver feedback path hardware.
[0084] Those skilled in the art will appreciate the scope of the present disclosure and realize additional aspects thereof after reading the following detailed description in association with the accompanying drawings. Detailed Description
[0085] An example of a transmitter system using an IQ receiver as a feedback path is given in Figure 1 . The local oscillator is shared between transmit and feedback path, such that feedback output will always be phase synchronous to transmit path.
[0086] Simple IQ receivers are using IQ demodulators. Such architecture usually has some well-known impairments that can degrade measurement accuracy if not properly managed. Those impairments are represented in Figure 2.
[0087] One method that may be used for calibration would be to use a test signal at local oscillator frequency (i.e. in the case of an IQ transmitter constant DC values for both I and Q). This obviously is not the best thing to do to be insensitive to feedback IQ receiver, as both DC "test signal", DC resulting of carrier leakage and image (also at DC frequency) will be measured at receiver output, with no way to distinguish test signals from impairments. Moreover, depending on (unpredictable) phase shift in the system, those different DC component with combine from out phase to in phase, resulting in some error that may be repeatable for a given unit in some given conditions, but that will be random unit to unit, condition to condition.
[0088] Another way to manage better with receiver impairments is to use "AC" IQ signals like cosine and sine I and Qs, that is a CW RF test signal at a frequency different from carrier frequency. Doing so, it is now possible to distinguish the different components of output signal (see Figure 4).
DC can be estimated then removed from measured signal using a first measurement with no RF, then image can be managed averaging a few IQ power or magnitude measurements as presence of image produces a slight amplitude modulation depending on image and wanted signal relative phase.
Assuming DC component was removed as described above:
Out(t) = Sig■ ei m t + Img · β-^ί+φ>
Out(t) = Sig■ [cos(ni - t)+ j■ sin(nj■ t)] + Img■ [cos(nJ■ t + Φ) - j■ sin(c7 - 1 + Φ)]
[Sig · cos(fl7 · t ) + /mg · cos(fi7 · ί + φ)]2 + [Sig · sin(fl7 · t ) - /mg · sin(fi7 · ί + φ)]2
R
Sig 2 + Img 2 + 2 - Sig - Img■ (cos(fi7 · t )■ cos(fiT · t + Φ) - sin(fi7 · t )■ sin(fi7 · t + Φ))
Assuming cosine average is null across chosen averaging period of time (which means integration time much longer than test signal period or integer number of equally spaced samples during ½ test signal period):
_ Sig 2 + Img 2
Out _ Avg
Because Image power is usually significantly lower than wanted component of the output signal, average output power is usually a good estimation of actual signal power.
[0089] Two limitations of this method:
· DC is removed from signal prior to average power computation.
This means that DC estimate and DC drift of receiver during
measurements needs to be good enough so that residual contribution can be neglected. This may be a correct assumption when calibrating a signal close to full receiver scale, but this may be incorrect for very low powers (like when calibrating low dynamic end of Pseudo Envelope
Following, ET or pre-distortion systems).
• Not possible to get phase information using this technique (pre- distortion systems).
[0090] Since that when using "AC" like I and Q test signals, all frequency components are separated from each other, a better way to deal with
feedback receiver impairments would be to deal with bandwidth limited measurements around frequency of interest, that is test tone frequency offset.
[0091] However, since building a band pass measurement system centered on tone frequency would be too complex and cost ineffective, it may be easier to down convert digitally the feedback receiver output signal using a digital local oscillator at the exact test tone frequency offset opposite. This is similar operation as "synchronous demodulators" and translates back test tone frequency to DC, which is easier to process (a simple average can then reduce bandwidth and remove image and DC contributions). (See Figure 5.)
Out{t) = DC + Sig - ei ej t + Img■ e'^'^ + Noise{t)
Sig, Img, DC and Noise(t) are actually complex values.
After down conversion to "BaseBand":
BB(t) = DC■ e *™ + Sig + Img■ e ~ ί {ιω'+φ) + Noise{t) - e~i m t With sufficient time averaging of this signal (either long enough averaging or integer number of samples in one test tone period), we should get: = Sig + Noise Avg conlrib
Contribution of everything except test tone and partly noise is cancelled.
[0092] Average test tone power is then easily calculated. Because this method uses voltage averaging, average result is then a complex number. It is therefore also possible to get phase information from this which is useful information for example to calibrate a pre-distortion system.
[0093] Despite the attractiveness of "Synchronous Downmixing" technique presented above, this method is still rather complex to implement because of the presence of the digital oscillator and complex down mixer. For that reason it may still not be well adapted to a low cost implementation either directly on silicon or in the firmware of some transmitter/transceiver chipset.
[0094] In such a case, using some specific cases of test signals and complex multiplication properties, it is still possible to implement this technique using a very low level of complexity.
[0095] The complexity of previously presented method lies at three pi
• Generation of test tones: may be implemented using DDS using
sine/cosine tables.
• Digital down-mixer local oscillator: same has above.
• Digital down-mixer: complex multiplication is required here.
This can be simplified considering special case where sine/cosine have simple expression (like 0, k.n 4, k. π/2, k. π, ...).
Let's consider the following cases:
Sine = [\ 1 - 1 - lj
Phase — π
2. Cosine [1 0 - 1 o]
Sine = [0 1 0 - l]
In such cases, it is not only possible to generate easily the test signals, even if they need to be scaled, without having to use complex circuitry and look-up tables, but also operation of digital down mixer complex multiplier is greatly simplified. Multiplications turn into simple sign inversions.
Out, = In,■ LO„ ) = Re{lnn ) · cosn - Im(/nn ) · sin [Re(6»Mi„ ) = ± Re(/nB )+ lm(lnn )
) = Re(/nn ) · sinn + Im(/nn ) · cos \ lm(Outn ) = ± Re(lnn ) ± Im(/nB )
Case 2 doesn't need any additions:
) = + lm(lnn )
[0096] Because Outn is then averaged and because it is required that components other than test tones needs to have a null average contribution, the number of measurements needs to be an entire multiple of LO number of phases, that is in the present case, multiple of 4.
[0097] An example of a possible implementation of this invention is given in Figure 6. It was chosen to consider case 2 presented in previous session, but a similar technique may apply to other cases. It is presented as a hardware block diagram, but may also be implemented in a simple microcontroller firmware (no need for FPU or emulation).
Figure 1 : Example of transmitter system using IQ feedback receiver
Figure 2 : IQ receiver impairments
Ideal IQ receiver Imperfect IQ rece
Figure 4 : Frequency offset CW test signal
Figure 5 : "Synchronous downmixing" of frequency offset CW test signal
Figure 6 : One possible implementation
Figure 7 : Pseudo code of one possible implementation
# Parameters ...
maglQTx = xxx
nLoops = xxx
# Variables ...
lint = 0;
Qint = 0;
# Method implementation for "case 2"...
For 1 = 1 to 2AnLoops
For m = 0 to 3
# Set I and Q for test signal .
Case (m)
o
Itx = maglQTx
Qtx = 0
1
Itx = 0
Qtx = maglQTx
2
Itx = -maglQTx
Qtx = 0
3
Itx = 0
Qtx = -maglQTx
EndCase
# If asynchronous implementation, optionally wait for
# transmit and feedback signals to settle...
Wait
# Down convert and integrate I and Q...
Case (m)
o
lint = = lint + Ifb
Qint = = Qint + Qfb
1
lint = = lint - Qfb
Qint = = Qint + Ifb
2
lint = = lint - Ifb
Qint = = Qint - Qfb
3
lint = = lint + Qfb
Qint = = Qint - Ifb
EndCase
EndFor
EndFor
# Average calculation
lint = lint / ( 4 * 2 ^nLoops
Qint = Qint / ( 4 * 2 ^nLoops
# Can now calculate magnitude and/or phase ...
Claims
1 . Circuitry adapted to operate in one of a test mode and a normal
operating mode, and comprising:
• an IQ to radio frequency modulator adapted to, during the test mode, modulate a quadrature radio frequency carrier signal using a quadrature test signal;
• a radio frequency to IQ down-converter adapted to, during the test mode, down-convert a down-converter radio frequency input signal to provide a quadrature down-converter output signal using the quadrature radio frequency carrier signal, such that the down- converter radio frequency input signal is based on the quadrature test signal and a complex gain of a transmit path; and · a digital frequency converter adapted to, during the test mode, frequency convert the quadrature down-converter output signal to provide an averaged frequency converter output signal, which is a quadrature direct current signal that is representative of an amplitude and phase of the quadrature test signal and the complex gain of the transmit path, such that the quadrature down- converter output signal is synchronized to the quadrature test signal.
2. The circuitry of claim 1 wherein a measured complex gain of the
transmit path is based on an amplitude of the quadrature test signal and a magnitude of the averaged frequency converter output signal.
3. The circuitry of claim 1 wherein the transmit path is an uplink path.
4. The circuitry of claim 1 wherein the IQ to radio frequency modulator is further adapted to, during the normal operating mode, radio frequency modulate the quadrature radio frequency carrier signal using a quadrature transmit signal to provide a radio frequency modulator output signal to the transmit path.
The circuitry of claim 4 wherein, during the normal operating mode, the radio frequency modulator output signal is processed and forwarded to a radio frequency antenna via the transmit path.
The circuitry of claim 1 wherein during the test mode:
• the quadrature test signal has an in-phase test signal and a
quadrature-phase test signal;
• the in-phase test signal and the quadrature-phase test signal are both continuous wave signals;
• an amplitude of the quadrature-phase test signal is about equal to an amplitude of the in-phase test signal; and
• the quadrature-phase test signal is phase-shifted from the in- phase test signal by about 90 degrees.
The circuitry of claim 1 wherein the digital frequency converter comprises:
• a quadrature analog-to-digital converter adapted to, during the test mode, receive and analog-to-digital convert the quadrature down-converter output signal to provide a digital quadrature down-converter signal; and
• a complex multiplier adapted to, during the test mode, receive and multiply the digital quadrature down-converter signal and a quadrature local oscillator signal to provide a quadrature complex multiplier output signal, wherein multiplication of the digital quadrature down-converter signal and the quadrature local oscillator signal is a complex multiplication.
The circuitry of claim 7 wherein the digital frequency converter further comprises averaging circuitry adapted to, during the test mode, receive and average the quadrature complex multiplier output signal to provide the averaged frequency converter output signal.
9. The circuitry of claim 7 wherein the complex multiplier is further adapted to, during the test mode, function as a synchronous down- mixer of the quadrature test signal.
10. The circuitry of claim 7 wherein the complex multiplier is further
adapted to, during the test mode, synchronize the quadrature down- converter output signal to the quadrature test signal.
1 1 . The circuitry of claim 7 wherein:
• the quadrature local oscillator signal has an in-phase local
oscillator signal and a quadrature-phase local oscillator signal; · during the multiplication of the digital quadrature down-converter signal and the quadrature local oscillator signal, a magnitude of the in-phase local oscillator signal is equal to one of 1 , 0, and -1 ; and
• during the multiplication of the digital quadrature down-converter signal and the quadrature local oscillator signal, a magnitude of the quadrature-phase local oscillator signal is equal to one of 1 , 0, and -1 .
The circuitry of claim 7 wherein:
• the quadrature local oscillator signal has an in-phase local
oscillator signal and a quadrature-phase local oscillator signal;
• the quadrature test signal has an in-phase test signal and a
quadrature-phase test signal;
• the quadrature-phase test signal is phase-shifted from the in- phase test signal by about 90 degrees;
• the quadrature-phase local oscillator signal is phase-shifted from the in-phase local oscillator signal by about 90 degrees; and
• the quadrature-phase test signal is phase-shifted from the
quadrature-phase local oscillator signal by about 1 80 degrees.
13. The circuitry of claim 7 wherein: • the quadrature test signal has an in-phase test signal and a quadrature-phase test signal;
• each of the in-phase test signal and the quadrature-phase test signal is approximately a square wave; and
• after each transition of the in-phase test signal and the
quadrature-phase test signal, the multiplication of the digital quadrature down-converter signal and the quadrature local oscillator signal occurs after a steady-state of the digital quadrature down-converter signal is reached.
A method for measuring a complex gain of a transmit path comprising:
• modulating a quadrature radio frequency carrier signal using a quadrature test signal;
• down-converting a down-converter radio frequency input signal to provide a quadrature down-converter output signal using the quadrature radio frequency carrier signal, such that the down- converter radio frequency input signal is based on the quadrature test signal and the complex gain of the transmit path;
• frequency converting the quadrature down-converter output signal to provide an averaged frequency converter output signal, which is a quadrature direct current signal that is representative of an amplitude and phase of the quadrature test signal and the complex gain of the transmit path, such that the quadrature down- converter output signal is synchronized to the quadrature test signal; and
• extracting the complex gain of the transmit path based on the amplitude and phase of the quadrature test signal and a magnitude and phase of the averaged frequency converter output signal.
The method of claim 14 wherein the frequency converting the quadrature down-converter output signal to provide the averaged frequency converter output signal comprises: providing and clearing an in-phase register and a quadrature- phase register;
sampling an in-phase down-converter output signal and a quadrature-phase down-converter output signal using a quadrature analog-to-digital converter to obtain a first in-phase sample and a first quadrature-phase sample, respectively;
adding the first in-phase sample to the in-phase register and adding the first quadrature-phase sample to the quadrature-phase register;
sampling the in-phase down-converter output signal and the quadrature-phase down-converter output signal using the quadrature analog-to-digital converter to obtain a second in-phase sample and a second quadrature-phase sample, respectively; adding the second in-phase sample to the quadrature-phase register and subtracting the second quadrature-phase sample from the in-phase register;
sampling the in-phase down-converter output signal and the quadrature-phase down-converter output signal using the quadrature analog-to-digital converter to obtain a third in-phase sample and a third quadrature-phase sample, respectively;
subtracting the third in-phase sample from the in-phase register and subtracting the third quadrature-phase sample from the quadrature-phase register;
sampling the in-phase down-converter output signal and the quadrature-phase down-converter output signal using the quadrature analog-to-digital converter to obtain a fourth in-phase sample and a fourth quadrature-phase sample, respectively; subtracting the fourth in-phase sample from the quadrature-phase register and adding the fourth quadrature-phase sample to the in- phase register; and
forwarding contents of the in-phase register and the quadrature- phase register to averaging circuitry via an in-phase complex multiplier output signal and a quadrature-phase complex multiplier output signal, respectively.
The method of claim 15 wherein the frequency converting the quadrature down-converter output signal to provide the averaged frequency converter output signal further comprises receiving and averaging a quadrature complex multiplier output signal to provide the averaged frequency converter output signal, such that the averaged frequency converter output signal has the in-phase complex multiplier output signal and the quadrature-phase complex multiplier output signal.
The method of claim 14 wherein the frequency converting the quadrature down-converter output signal to provide the averaged frequency converter output signal comprises:
• providing and clearing an in-phase register and a quadrature- phase register;
• sampling an in-phase down-converter output signal and a
quadrature-phase down-converter output signal using a quadrature analog-to-digital converter to obtain an in-phase sample and a quadrature-phase sample, respectively;
• adding or subtracting the in-phase sample to or from, respectively, one of the in-phase register and the quadrature-phase register;
• adding or subtracting the quadrature-phase sample to or from, respectively, another of the in-phase register and the quadrature- phase register;
• repeating the sampling the in-phase down-converter output signal and the quadrature-phase down-converter output signal, the adding or subtracting the in-phase sample, and the adding or subtracting the quadrature-phase sample, as necessary; and
• forwarding contents of the in-phase register and the quadrature- phase register to averaging circuitry via an in-phase complex multiplier output signal and a quadrature-phase complex multiplier output signal, respectively. The method of claim 17 wherein the frequency converting the quadrature down-converter output signal to provide the averaged frequency converter output signal further comprises receiving and averaging a quadrature complex multiplier output signal to provide the averaged frequency converter output signal, such that the averaged frequency converter output signal has the in-phase complex multiplier output signal and the quadrature-phase complex multiplier output signal.
Circuitry adapted to operate in one of a test mode and a normal operating mode, and comprising:
• an IQ to radio frequency modulator adapted to, during the test mode, modulate a quadrature radio frequency carrier signal using a quadrature test signal; and
• a radio frequency to IQ down-converter adapted to, during the test mode, down-convert a down-converter radio frequency input signal to provide a quadrature down-converter output signal using the quadrature radio frequency carrier signal, such that the down- converter radio frequency input signal is based on the quadrature test signal and a complex gain of a transmit path,
wherein a digital frequency converter is adapted to, during the test mode, frequency convert the quadrature down-converter output signal to provide an averaged frequency converter output signal, which is a quadrature direct current signal that is representative of an amplitude and phase of the quadrature test signal and the complex gain of the transmit path, such that the quadrature down-converter output signal is synchronized to the quadrature test signal.
The circuitry of claim 19 wherein baseband facing circuitry comprises the digital frequency converter and the circuitry is antenna facing circuitry.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201280026559.0A CN103748794B (en) | 2011-05-31 | 2012-05-31 | A kind of method and apparatus of the complex gain for measuring transmission path |
EP12794149.0A EP2715945B1 (en) | 2011-05-31 | 2012-05-31 | Rugged iq receiver based rf gain measurements |
US14/122,852 US9178627B2 (en) | 2011-05-31 | 2012-05-31 | Rugged IQ receiver based RF gain measurements |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201161491416P | 2011-05-31 | 2011-05-31 | |
US61/491,416 | 2011-05-31 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2012166992A1 true WO2012166992A1 (en) | 2012-12-06 |
Family
ID=47259877
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2012/040317 WO2012166992A1 (en) | 2011-05-31 | 2012-05-31 | Rugged iq receiver based rf gain measurements |
Country Status (4)
Country | Link |
---|---|
US (1) | US9178627B2 (en) |
EP (1) | EP2715945B1 (en) |
CN (1) | CN103748794B (en) |
WO (1) | WO2012166992A1 (en) |
Families Citing this family (35)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9431974B2 (en) | 2010-04-19 | 2016-08-30 | Qorvo Us, Inc. | Pseudo-envelope following feedback delay compensation |
US9099961B2 (en) | 2010-04-19 | 2015-08-04 | Rf Micro Devices, Inc. | Output impedance compensation of a pseudo-envelope follower power management system |
US8493141B2 (en) | 2010-04-19 | 2013-07-23 | Rf Micro Devices, Inc. | Pseudo-envelope following power management system |
WO2012047738A1 (en) | 2010-09-29 | 2012-04-12 | Rf Micro Devices, Inc. | SINGLE μC-BUCKBOOST CONVERTER WITH MULTIPLE REGULATED SUPPLY OUTPUTS |
US9247496B2 (en) | 2011-05-05 | 2016-01-26 | Rf Micro Devices, Inc. | Power loop control based envelope tracking |
US9379667B2 (en) | 2011-05-05 | 2016-06-28 | Rf Micro Devices, Inc. | Multiple power supply input parallel amplifier based envelope tracking |
US9246460B2 (en) | 2011-05-05 | 2016-01-26 | Rf Micro Devices, Inc. | Power management architecture for modulated and constant supply operation |
US9263996B2 (en) | 2011-07-20 | 2016-02-16 | Rf Micro Devices, Inc. | Quasi iso-gain supply voltage function for envelope tracking systems |
US9484797B2 (en) | 2011-10-26 | 2016-11-01 | Qorvo Us, Inc. | RF switching converter with ripple correction |
US9294041B2 (en) | 2011-10-26 | 2016-03-22 | Rf Micro Devices, Inc. | Average frequency control of switcher for envelope tracking |
US9515621B2 (en) | 2011-11-30 | 2016-12-06 | Qorvo Us, Inc. | Multimode RF amplifier system |
US9250643B2 (en) | 2011-11-30 | 2016-02-02 | Rf Micro Devices, Inc. | Using a switching signal delay to reduce noise from a switching power supply |
US9256234B2 (en) | 2011-12-01 | 2016-02-09 | Rf Micro Devices, Inc. | Voltage offset loop for a switching controller |
US9041365B2 (en) | 2011-12-01 | 2015-05-26 | Rf Micro Devices, Inc. | Multiple mode RF power converter |
US9280163B2 (en) | 2011-12-01 | 2016-03-08 | Rf Micro Devices, Inc. | Average power tracking controller |
US9494962B2 (en) | 2011-12-02 | 2016-11-15 | Rf Micro Devices, Inc. | Phase reconfigurable switching power supply |
US9813036B2 (en) | 2011-12-16 | 2017-11-07 | Qorvo Us, Inc. | Dynamic loadline power amplifier with baseband linearization |
US9298198B2 (en) | 2011-12-28 | 2016-03-29 | Rf Micro Devices, Inc. | Noise reduction for envelope tracking |
US9225231B2 (en) | 2012-09-14 | 2015-12-29 | Rf Micro Devices, Inc. | Open loop ripple cancellation circuit in a DC-DC converter |
US9207692B2 (en) | 2012-10-18 | 2015-12-08 | Rf Micro Devices, Inc. | Transitioning from envelope tracking to average power tracking |
US9627975B2 (en) | 2012-11-16 | 2017-04-18 | Qorvo Us, Inc. | Modulated power supply system and method with automatic transition between buck and boost modes |
WO2014116933A2 (en) | 2013-01-24 | 2014-07-31 | Rf Micro Devices, Inc | Communications based adjustments of an envelope tracking power supply |
US9479118B2 (en) | 2013-04-16 | 2016-10-25 | Rf Micro Devices, Inc. | Dual instantaneous envelope tracking |
US9374005B2 (en) | 2013-08-13 | 2016-06-21 | Rf Micro Devices, Inc. | Expanded range DC-DC converter |
GB2517218B (en) | 2013-08-16 | 2017-10-04 | Analog Devices Global | Communication unit and method of antenna array calibration |
GB2517217B (en) * | 2013-08-16 | 2018-03-21 | Analog Devices Global | Communication unit, integrated circuit and method for generating a plurality of sectored beams |
US9794006B2 (en) * | 2014-05-08 | 2017-10-17 | Telefonaktiebolaget Lm Ericsson (Publ) | Envelope tracking RF transmitter calibration |
US9614476B2 (en) | 2014-07-01 | 2017-04-04 | Qorvo Us, Inc. | Group delay calibration of RF envelope tracking |
DE102014113922B4 (en) * | 2014-09-25 | 2021-10-14 | Apple Inc. | Digital-to-analog converter circuits, transmitters and methods for generating a radio frequency transmission signal and methods of digital-to-analog conversion |
US9912297B2 (en) | 2015-07-01 | 2018-03-06 | Qorvo Us, Inc. | Envelope tracking power converter circuitry |
US9941844B2 (en) | 2015-07-01 | 2018-04-10 | Qorvo Us, Inc. | Dual-mode envelope tracking power converter circuitry |
US9673847B1 (en) * | 2015-11-25 | 2017-06-06 | Analog Devices, Inc. | Apparatus and methods for transceiver calibration |
CN106936519B (en) * | 2015-12-31 | 2020-05-08 | 联芯科技有限公司 | Signal calibration method and device and signal processing system |
US9973147B2 (en) | 2016-05-10 | 2018-05-15 | Qorvo Us, Inc. | Envelope tracking power management circuit |
US10476437B2 (en) | 2018-03-15 | 2019-11-12 | Qorvo Us, Inc. | Multimode voltage tracker circuit |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030206603A1 (en) * | 2002-05-03 | 2003-11-06 | Husted Paul J. | Systems and methods to provide wideband magnitude and phase imbalance calibration and compensation in quadrature receivers |
US20050157778A1 (en) * | 2004-01-15 | 2005-07-21 | Trachewsky Jason A. | Orthogonal normalization for a radio frequency integrated circuit |
US20060062324A1 (en) | 2004-09-17 | 2006-03-23 | Masashi Naito | Distortion compensation quadrature modulator and radio transmitter |
US20080280577A1 (en) * | 2006-01-31 | 2008-11-13 | International Business Machines Corporation | Receiver and integrated am-fm/iq demodulators for gigabit-rate data detection |
US20100321127A1 (en) * | 2008-02-21 | 2010-12-23 | Advantest Corporation | Test apparatus for digital modulated signal |
US20110018626A1 (en) * | 2008-10-24 | 2011-01-27 | Advantest Corporation | Quadrature amplitude demodulator and demodulation method |
Family Cites Families (299)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3980964A (en) | 1974-05-20 | 1976-09-14 | Grodinsky Robert M | Noise reduction circuit |
US3969682A (en) | 1974-10-21 | 1976-07-13 | Oberheim Electronics Inc. | Circuit for dynamic control of phase shift |
US4587552A (en) | 1983-09-02 | 1986-05-06 | Rca Corporation | Apparatus for generating the magnitude of the vector sum of two orthogonal signals as for use in a digital TV receiver |
US4692889A (en) | 1984-09-28 | 1987-09-08 | Rca Corporation | Circuitry for calculating magnitude of vector sum from its orthogonal components in digital television receiver |
US4831258A (en) | 1988-03-04 | 1989-05-16 | Exergen Corporation | Dual sensor radiation detector |
US4996500A (en) | 1989-10-24 | 1991-02-26 | Hewlett-Packard Company | Automatic control system |
US5420643A (en) | 1990-06-01 | 1995-05-30 | Thomson Consumer Electronics, Inc. | Chrominance processing system for compressing and expanding video data |
US5311309A (en) | 1990-06-01 | 1994-05-10 | Thomson Consumer Electronics, Inc. | Luminance processing system for compressing and expanding video data |
US5486871A (en) | 1990-06-01 | 1996-01-23 | Thomson Consumer Electronics, Inc. | Automatic letterbox detection |
US5351087A (en) | 1990-06-01 | 1994-09-27 | Thomson Consumer Electronics, Inc. | Two stage interpolation system |
US5099203A (en) | 1990-06-05 | 1992-03-24 | Continental Electronics Corporation | Power amplifier having multiple switched stages and method of operating same |
DE4038111A1 (en) | 1990-11-29 | 1992-06-04 | Thomson Brandt Gmbh | UNIVERSAL FILTER |
US5146504A (en) | 1990-12-07 | 1992-09-08 | Motorola, Inc. | Speech selective automatic gain control |
US5187396A (en) | 1991-05-22 | 1993-02-16 | Benchmarq Microelectronics, Inc. | Differential comparator powered from signal input terminals for use in power switching applications |
JPH0828965B2 (en) | 1992-09-02 | 1996-03-21 | 日本電気株式会社 | Voltage conversion circuit |
US5457620A (en) | 1993-07-30 | 1995-10-10 | At&T Ipm Corp. | Current estimating circuit for switch mode power supply |
US5414614A (en) | 1994-06-06 | 1995-05-09 | Motorola, Inc. | Dynamically configurable switched capacitor power supply and method |
US5822318A (en) | 1994-07-29 | 1998-10-13 | Qualcomm Incorporated | Method and apparatus for controlling power in a variable rate communication system |
US5646621A (en) | 1994-11-02 | 1997-07-08 | Advanced Micro Devices, Inc. | Delta-sigma ADC with multi-stage decimation filter and gain compensation filter |
US5581454A (en) | 1994-11-22 | 1996-12-03 | Collins; Hansel | High power switched capacitor voltage conversion and regulation apparatus |
US5541547A (en) | 1995-05-03 | 1996-07-30 | Sun Microsystems, Inc. | Test generator system for controllably inducing power pin latch-up and signal pin latch-up in a CMOS device |
JP3110288B2 (en) | 1995-07-21 | 2000-11-20 | 日本電気株式会社 | Exponential logarithmic conversion circuit |
US5715526A (en) | 1995-09-08 | 1998-02-03 | Qualcomm Incorporated | Apparatus and method for controlling transmission power in a cellular communications system |
US5767744A (en) | 1995-11-22 | 1998-06-16 | Qsc Audio Products, Inc. | Lightweight fixed frequency discontinuous resonant power supply for audio amplifiers |
US5732333A (en) * | 1996-02-14 | 1998-03-24 | Glenayre Electronics, Inc. | Linear transmitter using predistortion |
US6256482B1 (en) | 1997-04-07 | 2001-07-03 | Frederick H. Raab | Power- conserving drive-modulation method for envelope-elimination-and-restoration (EER) transmitters |
US5905407A (en) | 1997-07-30 | 1999-05-18 | Motorola, Inc. | High efficiency power amplifier using combined linear and switching techniques with novel feedback system |
US5936464A (en) | 1997-11-03 | 1999-08-10 | Motorola, Inc. | Method and apparatus for reducing distortion in a high efficiency power amplifier |
US6141541A (en) | 1997-12-31 | 2000-10-31 | Motorola, Inc. | Method, device, phone and base station for providing envelope-following for variable envelope radio frequency signals |
FR2773423B1 (en) * | 1998-01-06 | 2001-10-19 | Alsthom Cge Alkatel | METHOD AND SYSTEM FOR DIGITAL LINEARIZATION OF AN AMPLIFIER |
US5898342A (en) | 1998-01-20 | 1999-04-27 | Advanced Micro Devices | Power amplifier arrangement and method for data signal interface |
US6055168A (en) | 1998-03-04 | 2000-04-25 | National Semiconductor Corporation | Capacitor DC-DC converter with PFM and gain hopping |
FR2776144B1 (en) | 1998-03-13 | 2000-07-13 | Sgs Thomson Microelectronics | CIRCUIT FOR SWITCHING ANALOG SIGNALS OF AMPLITUDES HIGHER THAN THE SUPPLY VOLTAGE |
US6070181A (en) | 1998-03-27 | 2000-05-30 | Chun-Shan Institute Of Science And Technology | Method and circuit for envelope detection using a peel cone approximation |
US6198645B1 (en) | 1998-07-02 | 2001-03-06 | National Semiconductor Corporation | Buck and boost switched capacitor gain stage with optional shared rest state |
US6043610A (en) | 1998-07-16 | 2000-03-28 | Durel Corporation | Battery operated power supply including a low level boost and a high level boost |
US6690652B1 (en) | 1998-10-26 | 2004-02-10 | International Business Machines Corporation | Adaptive power control in wideband CDMA cellular systems (WCDMA) and methods of operation |
DE69930453T2 (en) | 1998-10-27 | 2006-09-28 | Murata Manufacturing Co., Ltd., Nagaokakyo | Composite high frequency component and mobile communication device equipped therewith |
JP3144398B2 (en) | 1998-10-27 | 2001-03-12 | 日本電気株式会社 | Variable delay circuit |
SG90712A1 (en) | 1998-12-05 | 2002-08-20 | Inst Of Microelectronics | Power amplifier |
US6043707A (en) | 1999-01-07 | 2000-03-28 | Motorola, Inc. | Method and apparatus for operating a radio-frequency power amplifier as a variable-class linear amplifier |
US6864668B1 (en) | 1999-02-09 | 2005-03-08 | Tropian, Inc. | High-efficiency amplifier output level and burst control |
US6377784B2 (en) | 1999-02-09 | 2002-04-23 | Tropian, Inc. | High-efficiency modulation RF amplifier |
US6118343A (en) | 1999-05-10 | 2000-09-12 | Tyco Electronics Logistics Ag | Power Amplifier incorporating single drain switch and single negative voltage generator |
US6701141B2 (en) | 1999-05-18 | 2004-03-02 | Lockheed Martin Corporation | Mixed signal true time delay digital beamformer |
US6166598A (en) | 1999-07-22 | 2000-12-26 | Motorola, Inc. | Power amplifying circuit with supply adjust to control adjacent and alternate channel power |
US6621808B1 (en) | 1999-08-13 | 2003-09-16 | International Business Machines Corporation | Adaptive power control based on a rake receiver configuration in wideband CDMA cellular systems (WCDMA) and methods of operation |
FR2798014B1 (en) | 1999-08-31 | 2002-03-29 | St Microelectronics Sa | SUPPLY CIRCUIT WITH VOLTAGE SELECTOR |
US6147478A (en) | 1999-09-17 | 2000-11-14 | Texas Instruments Incorporated | Hysteretic regulator and control method having switching frequency independent from output filter |
US6681101B1 (en) | 2000-01-11 | 2004-01-20 | Skyworks Solutions, Inc. | RF transmitter with extended efficient power control range |
US6452366B1 (en) | 2000-02-11 | 2002-09-17 | Champion Microelectronic Corp. | Low power mode and feedback arrangement for a switching power converter |
US6300826B1 (en) | 2000-05-05 | 2001-10-09 | Ericsson Telefon Ab L M | Apparatus and method for efficiently amplifying wideband envelope signals |
TW480415B (en) | 2000-05-17 | 2002-03-21 | Chung Shan Inst Of Science | Demodulation apparatus of square root and method of the same |
US6654594B1 (en) | 2000-05-30 | 2003-11-25 | Motorola, Inc. | Digitized automatic gain control system and methods for a controlled gain receiver |
JP2002076951A (en) | 2000-08-25 | 2002-03-15 | Sharp Corp | Power supply circuit for transmitter |
US6348780B1 (en) | 2000-09-22 | 2002-02-19 | Texas Instruments Incorporated | Frequency control of hysteretic power converter by adjusting hystersis levels |
CN1157880C (en) | 2000-09-25 | 2004-07-14 | 华为技术有限公司 | Multiple time interval power control method |
US6559689B1 (en) | 2000-10-02 | 2003-05-06 | Allegro Microsystems, Inc. | Circuit providing a control voltage to a switch and including a capacitor |
US6975686B1 (en) | 2000-10-31 | 2005-12-13 | Telefonaktiebolaget L.M. Ericsson | IQ modulation systems and methods that use separate phase and amplitude signal paths |
US6583610B2 (en) | 2001-03-12 | 2003-06-24 | Semtech Corporation | Virtual ripple generation in switch-mode power supplies |
US7010276B2 (en) | 2001-04-11 | 2006-03-07 | Tropian, Inc. | Communications signal amplifiers having independent power control and amplitude modulation |
US6819938B2 (en) | 2001-06-26 | 2004-11-16 | Qualcomm Incorporated | System and method for power control calibration and a wireless communication device |
US6707865B2 (en) | 2001-07-16 | 2004-03-16 | Qualcomm Incorporated | Digital voltage gain amplifier for zero IF architecture |
US6731694B2 (en) | 2001-08-07 | 2004-05-04 | Motorola, Inc. | Isolator eliminator for a linear transmitter |
US6781452B2 (en) | 2001-08-29 | 2004-08-24 | Tropian, Inc. | Power supply processing for power amplifiers |
US7164893B2 (en) | 2001-08-31 | 2007-01-16 | Motorola, Inc. | Method and apparatus for optimizing supply modulation in a transmitter |
JP2003124821A (en) | 2001-09-28 | 2003-04-25 | Motorola Inc | Transmitting power control circuit |
US7031457B2 (en) | 2001-11-30 | 2006-04-18 | Texas Instruments Incorporated | Programmable peak detector for use with zero-overhead Class G line drivers |
JP3932259B2 (en) | 2001-12-12 | 2007-06-20 | 株式会社ルネサステクノロジ | High frequency power amplifier circuit and electronic component for wireless communication |
US6661210B2 (en) | 2002-01-23 | 2003-12-09 | Telfonaktiebolaget L.M. Ericsson | Apparatus and method for DC-to-DC power conversion |
US6788151B2 (en) | 2002-02-06 | 2004-09-07 | Lucent Technologies Inc. | Variable output power supply |
KR100832117B1 (en) | 2002-02-17 | 2008-05-27 | 삼성전자주식회사 | Apparatus for transmitting/receiving uplink power offset in communication system using high speed downlink packet access scheme |
US7254157B1 (en) | 2002-03-27 | 2007-08-07 | Xilinx, Inc. | Method and apparatus for generating a phase locked spread spectrum clock signal |
US6643148B1 (en) | 2002-04-18 | 2003-11-04 | Alcatel Canada Inc. | Audio band conducted emissions suppression on power feeders |
US7171435B2 (en) | 2002-05-17 | 2007-01-30 | Texas Instruments Incorporated | Circuits, systems, and methods implementing approximations for logarithm, inverse logarithm, and reciprocal |
US6703080B2 (en) | 2002-05-20 | 2004-03-09 | Eni Technology, Inc. | Method and apparatus for VHF plasma processing with load mismatch reliability and stability |
US7233624B2 (en) | 2002-06-11 | 2007-06-19 | Interdigital Technology Corporation | Method and system for all digital gain control |
US6624712B1 (en) | 2002-06-11 | 2003-09-23 | Motorola, Inc. | Method and apparatus for power modulating to prevent instances of clipping |
US6725021B1 (en) | 2002-06-20 | 2004-04-20 | Motorola, Inc. | Method for tuning an envelope tracking amplification system |
ITTO20020545A1 (en) | 2002-06-21 | 2003-12-22 | St Microelectronics Srl | CONTROL CIRCUIT IN PWM MODE FOR THE POST-REGULATION OF SWITCHING POWER SUPPLIES WITH MANY OUTPUTS |
JP2004064937A (en) | 2002-07-31 | 2004-02-26 | Nec Corp | Charge pump-type boosting circuit |
US6728163B2 (en) | 2002-08-23 | 2004-04-27 | Micron Technology, Inc. | Controlling a delay lock loop circuit |
US6744151B2 (en) | 2002-09-13 | 2004-06-01 | Analog Devices, Inc. | Multi-channel power supply selector |
US7263135B2 (en) | 2002-10-03 | 2007-08-28 | Matsushita Electric Industrial Co., Ltd. | Transmitting method and transmitter apparatus |
KR20050053591A (en) | 2002-10-28 | 2005-06-08 | 마츠시타 덴끼 산교 가부시키가이샤 | Transmitter |
US6958596B1 (en) | 2002-12-20 | 2005-10-25 | Intersil Americas Inc. | Compensation sample and hold for voltage regulator amplifier |
US6801082B2 (en) | 2002-12-31 | 2004-10-05 | Motorola, Inc. | Power amplifier circuit and method using bandlimited signal component estimates |
US7206557B2 (en) | 2003-01-08 | 2007-04-17 | Lucent Technologies Inc. | Method and apparatus for suppressing local oscillator leakage in a wireless transmitter |
US7403573B2 (en) | 2003-01-15 | 2008-07-22 | Andrew Corporation | Uncorrelated adaptive predistorter |
GB2398648B (en) | 2003-02-19 | 2005-11-09 | Nujira Ltd | Power supply stage for an amplifier |
ATE551773T1 (en) | 2003-02-20 | 2012-04-15 | Sony Ericsson Mobile Comm Ab | EFFICIENT MODULATION OF HIGH FREQUENCY SIGNALS |
US7193470B2 (en) | 2003-03-04 | 2007-03-20 | Samsung Electronics Co., Ltd. | Method and apparatus for controlling a power amplifier in a mobile communication system |
EP2284996A1 (en) | 2003-03-12 | 2011-02-16 | MediaTek Inc. | Closed loop power control of non-constant envelope waveforms using sample/hold |
US7907010B2 (en) | 2003-04-07 | 2011-03-15 | Nxp B.V. | Digital amplifier |
JP3972856B2 (en) | 2003-04-16 | 2007-09-05 | 富士電機ホールディングス株式会社 | Power system |
US7072626B2 (en) | 2003-04-30 | 2006-07-04 | Telefonaktiebolaget Lm Ericsson (Publ) | Polar modulation transmitter |
US7805115B1 (en) | 2003-06-02 | 2010-09-28 | Analog Devices, Inc. | Variable filter systems and methods for enhanced data rate communication systems |
US7321912B2 (en) | 2003-06-24 | 2008-01-22 | Texas Instruments Incorporated | Device with dB-to-linear gain conversion |
US7043213B2 (en) | 2003-06-24 | 2006-05-09 | Northrop Grumman Corporation | Multi-mode amplifier system |
US7251462B2 (en) | 2003-07-08 | 2007-07-31 | Matsushita Electric Industrial Co., Ltd. | Modulation circuit device, modulation method and radio communication device |
FR2857532B1 (en) * | 2003-07-08 | 2005-08-19 | Thales Sa | METHOD OF ESTIMATING CARRIER RESIDUE, ESTIMATOR AND MODULATION SYSTEM WITH CARRIER LOADING USING THE SAME |
KR100602065B1 (en) | 2003-07-31 | 2006-07-14 | 엘지전자 주식회사 | Power supply and driving method thereof and driving apparatus and method using the electro-luminescence display device |
US7043518B2 (en) | 2003-07-31 | 2006-05-09 | Cradle Technologies, Inc. | Method and system for performing parallel integer multiply accumulate operations on packed data |
US7170341B2 (en) | 2003-08-05 | 2007-01-30 | Motorola, Inc. | Low power consumption adaptive power amplifier |
US20050032499A1 (en) | 2003-08-08 | 2005-02-10 | Cho Jin Wook | Radio frequency power detecting circuit and method therefor |
KR100524985B1 (en) | 2003-08-26 | 2005-10-31 | 삼성전자주식회사 | Effective boosting circuit, boosting power unit having it and providing for automatically load-dependent boosting, and power boosting control method thereof |
US7058373B2 (en) | 2003-09-16 | 2006-06-06 | Nokia Corporation | Hybrid switched mode/linear power amplifier power supply for use in polar transmitter |
US7053718B2 (en) | 2003-09-25 | 2006-05-30 | Silicon Laboratories Inc. | Stacked RF power amplifier |
US6903608B2 (en) | 2003-10-30 | 2005-06-07 | Sige Semiconductor Inc. | Power level controlling of first amplification stage for an integrated RF power amplifier |
US7627622B2 (en) | 2003-11-14 | 2009-12-01 | International Business Machines Corporation | System and method of curve fitting |
US7026868B2 (en) | 2003-11-20 | 2006-04-11 | Northrop Grumman Corporation | Variable supply amplifier system |
US6995995B2 (en) | 2003-12-03 | 2006-02-07 | Fairchild Semiconductor Corporation | Digital loop for regulating DC/DC converter with segmented switching |
JP2005175561A (en) | 2003-12-08 | 2005-06-30 | Renesas Technology Corp | Power supply circuit for high frequency power amplifier circuit, semiconductor integrated circuit for power supply, and electronic component for power supply |
GB2426392B (en) | 2003-12-09 | 2007-05-30 | Nujira Ltd | Transformer based voltage supply |
US7915954B2 (en) | 2004-01-16 | 2011-03-29 | Qualcomm, Incorporated | Amplifier predistortion and autocalibration method and apparatus |
US6958594B2 (en) | 2004-01-21 | 2005-10-25 | Analog Devices, Inc. | Switched noise filter circuit for a DC-DC converter |
WO2005076467A1 (en) | 2004-02-06 | 2005-08-18 | Mitsubishi Denki Kabushiki Kaisha | Power amplifier unit, communication terminal and control method of power amplifier unit |
US7595569B2 (en) | 2004-02-17 | 2009-09-29 | Agere Systems Inc. | Versatile and intelligent power controller |
ES2265122T3 (en) | 2004-02-20 | 2007-02-01 | Research In Motion Limited | METHOD AND APPLIANCE TO IMPROVE THE EFFICIENCY OF POWER AMPLIFICATION IN WIRELESS COMMUNICATION SYSTEMS WITH HIGH RELATIONSHIPS BETWEEN THE VALUES OF PEAK POWER AND AVERAGE POWER. |
US7408979B2 (en) * | 2004-06-28 | 2008-08-05 | Broadcom Corporation | Integrated radio circuit having multiple function I/O modules |
US7358806B2 (en) | 2004-07-08 | 2008-04-15 | Amalfi Semiconductor, Inc. | Method and apparatus for an improved power amplifier |
US7253589B1 (en) | 2004-07-09 | 2007-08-07 | National Semiconductor Corporation | Dual-source CMOS battery charger |
US7529523B1 (en) | 2004-08-23 | 2009-05-05 | Rf Micro Devices, Inc. | N-th order curve fit for power calibration in a mobile terminal |
GB0418944D0 (en) | 2004-08-25 | 2004-09-29 | Siemens Ag | Method for envelope clipping |
US7378828B2 (en) | 2004-11-09 | 2008-05-27 | The Boeing Company | DC-DC converter having magnetic feedback |
US7394233B1 (en) | 2004-12-02 | 2008-07-01 | Nortel Networks Limited | High efficiency modulated power supply |
US7539466B2 (en) | 2004-12-14 | 2009-05-26 | Motorola, Inc. | Amplifier with varying supply voltage and input attenuation based upon supply voltage |
EP1829229B1 (en) | 2004-12-22 | 2019-01-23 | Nokia Technologies Oy | Interoperability improvement between receivers and transmitters in a mobile station |
EP1834460A1 (en) * | 2004-12-27 | 2007-09-19 | Koninklijke Philips Electronics N.V. | Transmitter apparatus |
DE602006010972D1 (en) | 2005-01-06 | 2010-01-21 | Panasonic Corp | Polar modulator and wireless communication device with it |
TWI281305B (en) | 2005-02-03 | 2007-05-11 | Richtek Techohnology Corp | Dual input voltage converter and its control method |
US7400865B2 (en) | 2005-02-09 | 2008-07-15 | Nokia Corporation | Variable bandwidth envelope modulator for use with envelope elimination and restoration transmitter architecture and method |
US20060181340A1 (en) | 2005-02-17 | 2006-08-17 | Zywyn Corporation | Regulating charge pump |
US20060199553A1 (en) | 2005-03-07 | 2006-09-07 | Andrew Corporation | Integrated transceiver with envelope tracking |
KR100588334B1 (en) | 2005-03-29 | 2006-06-09 | 삼성전자주식회사 | Dc-dc converter using pseudo schmitt trigger circuit and method of pulse width modulation |
JP2008537467A (en) | 2005-04-20 | 2008-09-11 | エヌエックスピー ビー ヴィ | Parallel arranged linear amplifier and DC-DC converter |
US7773691B2 (en) | 2005-04-25 | 2010-08-10 | Rf Micro Devices, Inc. | Power control system for a continuous time mobile transmitter |
TWI293828B (en) | 2005-04-28 | 2008-02-21 | Novatek Microelectronics Corp | Charge pump |
US7348847B2 (en) | 2005-04-28 | 2008-03-25 | Sige Semiconductor Inc. | Integrated implementation of a collector boost scheme and method therefor |
US7279875B2 (en) | 2005-06-16 | 2007-10-09 | Ge Gan | High switching frequency DC-DC converter with fast response time |
DE102005030123B4 (en) | 2005-06-28 | 2017-08-31 | Austriamicrosystems Ag | Power supply arrangement and its use |
US7283406B2 (en) | 2005-07-11 | 2007-10-16 | Taiwan Semiconductor Manufacturing Co., Ltd. | High voltage wordline driver with a three stage level shifter |
US20070014382A1 (en) | 2005-07-15 | 2007-01-18 | Nokia Corporation | Reconfigurable transmitter |
KR20080031463A (en) | 2005-07-27 | 2008-04-08 | 엔엑스피 비 브이 | Rf transmitter with compensation of differential path delay |
US7602155B2 (en) | 2005-07-27 | 2009-10-13 | Artesyn Technologies, Inc. | Power supply providing ultrafast modulation of output voltage |
US7262658B2 (en) | 2005-07-29 | 2007-08-28 | Texas Instruments Incorporated | Class-D amplifier system |
US7233130B1 (en) | 2005-08-05 | 2007-06-19 | Rf Micro Devices, Inc. | Active ripple reduction switched mode power supplies |
US20070063681A1 (en) | 2005-09-16 | 2007-03-22 | Amazion Electronics, Inc. | Direct mode pulse width modulation for DC to DC converters |
US7615979B2 (en) | 2005-11-28 | 2009-11-10 | David J. Caldwell | Flexible power converter and simplified process controller |
JP5003134B2 (en) | 2006-01-10 | 2012-08-15 | 日本電気株式会社 | Amplifier |
JP2007209103A (en) | 2006-02-01 | 2007-08-16 | Ricoh Co Ltd | Current mode control dc-dc converter |
US7917106B2 (en) | 2006-02-03 | 2011-03-29 | Quantance, Inc. | RF power amplifier controller circuit including calibrated phase control loop |
US7522676B2 (en) | 2006-02-06 | 2009-04-21 | Nokia Corporation | Method and system for transmitter envelope delay calibration |
TWI309102B (en) | 2006-03-02 | 2009-04-21 | Himax Tech Inc | A voltage switch apparatus |
US8648579B2 (en) | 2006-03-17 | 2014-02-11 | St-Ericsson Sa | Supply circuit with ripple compensation |
US7519336B2 (en) | 2006-05-05 | 2009-04-14 | Nokia Corporation | Method and arrangement for optimizing efficiency of a power amplifier |
US7826810B2 (en) | 2006-05-08 | 2010-11-02 | Harris Corporation | Multiband radio with transmitter output power optimization |
US7873331B2 (en) | 2006-06-04 | 2011-01-18 | Samsung Electro-Mechanics Company, Ltd. | Systems, methods, and apparatuses for multi-path orthogonal recursive predistortion |
WO2007149346A2 (en) | 2006-06-16 | 2007-12-27 | Pulsewave Rf, Inc. | Radio frequency power amplifier and method using a controlled supply |
JP2008035487A (en) | 2006-06-19 | 2008-02-14 | Renesas Technology Corp | Rf power amplifier |
FI20065457A0 (en) | 2006-06-30 | 2006-06-30 | Nokia Corp | Power amplifier switching power supply control |
GB2446843B (en) | 2006-06-30 | 2011-09-07 | Wolfson Microelectronics Plc | Amplifier circuit and methods of operation thereof |
US8068622B2 (en) | 2006-12-13 | 2011-11-29 | Cirrus Logic, Inc. | Method and apparatus for controlling a selectable voltage audio power output stage |
US8311243B2 (en) | 2006-08-21 | 2012-11-13 | Cirrus Logic, Inc. | Energy-efficient consumer device audio power output stage |
GB2441572B (en) | 2006-09-05 | 2009-01-28 | Stream Technology Ltd M | Switching amplifier |
US7729670B2 (en) | 2006-09-29 | 2010-06-01 | Broadcom Corporation | Method and system for minimizing power consumption in a communication system |
US7646108B2 (en) | 2006-09-29 | 2010-01-12 | Intel Corporation | Multiple output voltage regulator |
US7454238B2 (en) | 2006-10-30 | 2008-11-18 | Quantance, Inc. | Power combining power supply system |
US7856048B1 (en) * | 2006-11-20 | 2010-12-21 | Marvell International, Ltd. | On-chip IQ imbalance and LO leakage calibration for transceivers |
KR100794310B1 (en) | 2006-11-21 | 2008-01-11 | 삼성전자주식회사 | Switched capacitor circuit and amplifing method thereof |
US7777470B2 (en) | 2006-12-06 | 2010-08-17 | Texas Instruments Incorporated | System and method for controlling a hysteretic mode converter |
US7986931B2 (en) | 2006-12-12 | 2011-07-26 | Industrial Technology Research Institute | RFID reader and circuit and method for echo cancellation thereof |
WO2008072134A1 (en) | 2006-12-12 | 2008-06-19 | Koninklijke Philips Electronics N.V. | A high efficiency modulating rf amplifier |
GB2444984B (en) | 2006-12-22 | 2011-07-13 | Wolfson Microelectronics Plc | Charge pump circuit and methods of operation thereof |
US7777459B2 (en) | 2006-12-30 | 2010-08-17 | Advanced Analogic Technologies, Inc. | High-efficiency DC/DC voltage converter including capacitive switching pre-converter and down inductive switching post-regulator |
US7675365B2 (en) | 2007-01-10 | 2010-03-09 | Samsung Electro-Mechanics | Systems and methods for power amplifiers with voltage boosting multi-primary transformers |
WO2008090721A1 (en) | 2007-01-24 | 2008-07-31 | Nec Corporation | Power amplifier |
US7679433B1 (en) | 2007-02-02 | 2010-03-16 | National Semiconductor Corporation | Circuit and method for RF power amplifier power regulation and modulation envelope tracking |
EP1962413A1 (en) | 2007-02-22 | 2008-08-27 | Stmicroelectronics SA | Ripple compensator and switching converter comprising such a ripple compensator |
US7859336B2 (en) | 2007-03-13 | 2010-12-28 | Astec International Limited | Power supply providing ultrafast modulation of output voltage |
KR101309293B1 (en) | 2007-03-28 | 2013-09-16 | 페어차일드코리아반도체 주식회사 | Switching mode power supply and the driving method thereof |
US7696735B2 (en) | 2007-03-30 | 2010-04-13 | Intel Corporation | Switched capacitor converters |
US7791324B2 (en) | 2007-03-30 | 2010-09-07 | Intersil Americas Inc. | Switching regulator without a dedicated input current sense element |
US8274332B2 (en) | 2007-04-23 | 2012-09-25 | Dali Systems Co. Ltd. | N-way Doherty distributed power amplifier with power tracking |
US7554473B2 (en) | 2007-05-02 | 2009-06-30 | Cirrus Logic, Inc. | Control system using a nonlinear delta-sigma modulator with nonlinear process modeling |
US7466195B2 (en) | 2007-05-18 | 2008-12-16 | Quantance, Inc. | Error driven RF power amplifier control with increased efficiency |
US20090004981A1 (en) | 2007-06-27 | 2009-01-01 | Texas Instruments Incorporated | High efficiency digital transmitter incorporating switching power supply and linear power amplifier |
GB0715254D0 (en) | 2007-08-03 | 2007-09-12 | Wolfson Ltd | Amplifier circuit |
US7609114B2 (en) | 2007-09-04 | 2009-10-27 | Upi Semiconductor Corporation | Voltage generating apparatus and methods |
EP2037585B1 (en) | 2007-09-14 | 2020-11-11 | Telefonaktiebolaget LM Ericsson (publ) | Method for notch filtering a digital signal, and corresponding electronic device |
US7783269B2 (en) | 2007-09-20 | 2010-08-24 | Quantance, Inc. | Power amplifier controller with polar transmitter |
KR20090036670A (en) | 2007-10-10 | 2009-04-15 | 삼성전자주식회사 | Apparatus and method for envelope tracking power amplifier in wireless communication system |
JP5189343B2 (en) | 2007-10-23 | 2013-04-24 | ローム株式会社 | Selector circuit and electronic device using the same |
US8254496B2 (en) | 2007-11-05 | 2012-08-28 | Nec Corporation | Power amplifier and radio wave transmitter having the same |
JP4905344B2 (en) | 2007-12-20 | 2012-03-28 | 富士通株式会社 | Power amplifier |
KR101618119B1 (en) | 2007-12-24 | 2016-05-09 | 삼성전자주식회사 | Apparatus for power amplifying based on envelope elimination and restoration |
US7923974B2 (en) | 2008-01-04 | 2011-04-12 | Chil Semiconductor Corporation | Modification of switch activation order in a power supply |
US7782036B1 (en) | 2008-01-07 | 2010-08-24 | National Semiconductor Corporation | Adaptive on-time control for switching regulators |
TWI349410B (en) | 2008-01-08 | 2011-09-21 | Novatek Microelectronics Corp | Change pump circuit |
US7949316B2 (en) | 2008-01-29 | 2011-05-24 | Panasonic Corporation | High-efficiency envelope tracking systems and methods for radio frequency power amplifiers |
JP5119961B2 (en) | 2008-02-08 | 2013-01-16 | 住友電気工業株式会社 | Envelope tracking power supply circuit and high-frequency amplifier including the same |
US8718582B2 (en) | 2008-02-08 | 2014-05-06 | Qualcomm Incorporated | Multi-mode power amplifiers |
US7898268B2 (en) | 2008-02-15 | 2011-03-01 | Infineon Technologies Ag | Circuit and method for capacitor effective series resistance measurement |
KR101434604B1 (en) | 2008-03-03 | 2014-08-26 | 삼성전자주식회사 | Apparatus and method for bias modulator using zero current switching |
US7928705B2 (en) | 2008-03-12 | 2011-04-19 | Sony Ericsson Mobile Communications Ab | Switched mode voltage converter with low-current mode and methods of performing voltage conversion with low-current mode |
GB2459894A (en) | 2008-05-09 | 2009-11-11 | Nujira Ltd | Switched supply stage with feedback |
US7759912B2 (en) | 2008-05-13 | 2010-07-20 | Micrel, Inc. | Adaptive compensation scheme for LC circuits in feedback loops |
US7915961B1 (en) | 2008-05-13 | 2011-03-29 | National Semiconductor Corporation | Power amplifier multiple stage control for polar modulation circuit |
US7808323B2 (en) | 2008-05-23 | 2010-10-05 | Panasonic Corporation | High-efficiency envelope tracking systems and methods for radio frequency power amplifiers |
US8369973B2 (en) | 2008-06-19 | 2013-02-05 | Texas Instruments Incorporated | Efficient asynchronous sample rate conversion |
US8823342B2 (en) | 2008-07-07 | 2014-09-02 | Advanced Analogic Technologies Incorporated | Multiple-output dual-polarity DC/DC converters and voltage regulators |
JP4613986B2 (en) | 2008-07-28 | 2011-01-19 | 日本テキサス・インスツルメンツ株式会社 | Switching power supply |
US7990119B2 (en) | 2008-07-29 | 2011-08-02 | Telefonaktiebolaget L M Ericsson (Publ) | Multimode voltage regulator circuit |
US20100027301A1 (en) | 2008-07-31 | 2010-02-04 | Motorola, Inc. | Band-pass current mode control scheme for switching power converters with higher-order output filters |
US8000117B2 (en) | 2008-08-13 | 2011-08-16 | Intersil Americas Inc. | Buck boost function based on a capacitor bootstrap input buck converter |
FI20085808A0 (en) | 2008-08-29 | 2008-08-29 | Nokia Corp | Correcting distortions at power amplifier output |
GB2465552B (en) | 2008-11-18 | 2015-12-09 | Nujira Ltd | Power supply arrangement for multi-stage amplifier |
EP2189870A1 (en) | 2008-11-25 | 2010-05-26 | St Microelectronics S.A. | A switch-mode voltage regulator |
TW201043049A (en) | 2008-12-15 | 2010-12-01 | Mediatek Inc | DC-coupled audio out unit |
JP2011229194A (en) | 2008-12-24 | 2011-11-10 | Oita Univ | Switching power supply, and electronic circuit |
US8030995B2 (en) | 2008-12-25 | 2011-10-04 | Hitachi Kokusai Electric Inc. | Power circuit used for an amplifier |
CN102265505B (en) | 2008-12-25 | 2014-04-23 | 日本电气株式会社 | Power amplication device |
GB2466953B (en) | 2009-01-14 | 2013-11-27 | Nujira Ltd | Control of multi-level supply stage |
EP2214304B1 (en) | 2009-01-30 | 2011-10-12 | Alcatel Lucent | Switch mode assisted linear amplifier for baseband signal amplification |
CN102308474B (en) | 2009-02-05 | 2015-08-26 | 日本电气株式会社 | Power amplifier and power-magnifying method |
US8138734B2 (en) | 2009-04-06 | 2012-03-20 | Monolithic Power Systems, Inc. | Accurate current limit for peak current mode DC-DC converter |
US8026765B2 (en) | 2009-04-12 | 2011-09-27 | Roberto Michele Giovannotto | Audio frequency amplifier |
US8093951B1 (en) | 2009-04-14 | 2012-01-10 | Cirrus Logic, Inc. | Pulse-width modulated (PWM) audio power amplifier having output signal magnitude controlled pulse voltage and switching frequency |
US8749213B2 (en) | 2009-06-09 | 2014-06-10 | Silergy Technology | Mixed mode control for switching regulator with fast transient responses |
US8081199B2 (en) | 2009-06-26 | 2011-12-20 | Panasonic Corporation | Light emitting element drive apparatus, planar illumination apparatus, and liquid crystal display apparatus |
JP5365369B2 (en) | 2009-06-26 | 2013-12-11 | 富士通株式会社 | Transmission apparatus, distortion compensation apparatus, and distortion compensation method |
GB0912745D0 (en) | 2009-07-22 | 2009-08-26 | Wolfson Microelectronics Plc | Improvements relating to DC-DC converters |
KR101094050B1 (en) | 2009-07-23 | 2011-12-19 | 성균관대학교산학협력단 | Dynamic bias supply device having multiple switches |
CN101635697B (en) | 2009-08-04 | 2012-02-15 | 京信通信系统(中国)有限公司 | Transmitter and transmitter signal processing method |
CN101626355B (en) | 2009-08-11 | 2012-11-14 | 北京天碁科技有限公司 | Calibration device and calibration method of multi-input multi-output (MIMO) terminal |
KR20110026065A (en) | 2009-09-07 | 2011-03-15 | 삼성전자주식회사 | Apparatus and method for envelope tracking power amplifier in wireless communication |
JP5343786B2 (en) | 2009-09-18 | 2013-11-13 | ヤマハ株式会社 | Amplification equipment |
US8461815B1 (en) | 2009-10-05 | 2013-06-11 | Huy X Ngo | Fast transient buck regulator with dynamic charge/discharge capability |
TWI418139B (en) | 2009-10-09 | 2013-12-01 | Richtek Technology Corp | Highly efficient class-g amplifier and control method thereof |
KR101559183B1 (en) | 2009-11-10 | 2015-10-13 | 삼성전자주식회사 | Power amplifier apparatus for envelope modulation of high frequency signal and control method therefor |
US8823343B2 (en) | 2009-12-22 | 2014-09-02 | Yamaha Corporation | Power amplifying circuit, DC-DC converter, peak holding circuit, and output voltage control circuit including the peak holding circuit |
CN102142768B (en) | 2010-01-30 | 2013-10-09 | 华为技术有限公司 | Rapid tracking power supply device, control method and communication equipment |
US8548398B2 (en) | 2010-02-01 | 2013-10-01 | Rf Micro Devices, Inc. | Envelope power supply calibration of a multi-mode radio frequency power amplifier |
CN102148563B (en) | 2010-02-10 | 2014-01-01 | 华为技术有限公司 | Tracking power supply, power control method and communication equipment |
GB2479182B (en) | 2010-03-31 | 2015-04-01 | Sony Europe Ltd | Power amplifier |
US8183929B2 (en) | 2010-04-09 | 2012-05-22 | Viasat, Inc. | Multi-chip doherty amplifier with integrated power detection |
US9099961B2 (en) | 2010-04-19 | 2015-08-04 | Rf Micro Devices, Inc. | Output impedance compensation of a pseudo-envelope follower power management system |
US8981848B2 (en) | 2010-04-19 | 2015-03-17 | Rf Micro Devices, Inc. | Programmable delay circuitry |
US8493141B2 (en) | 2010-04-19 | 2013-07-23 | Rf Micro Devices, Inc. | Pseudo-envelope following power management system |
US8706063B2 (en) | 2010-04-20 | 2014-04-22 | Rf Micro Devices, Inc. | PA envelope power supply undershoot compensation |
US8542061B2 (en) | 2010-04-20 | 2013-09-24 | Rf Micro Devices, Inc. | Charge pump based power amplifier envelope power supply and bias power supply |
US8174313B2 (en) | 2010-05-17 | 2012-05-08 | Avago Technologies Wireless Ip (Singapore) Pte. Ltd. | Apparatus and method for controlling power amplifier |
CN101867284B (en) | 2010-05-31 | 2012-11-21 | 华为技术有限公司 | Control method of fast tracking power supply, fast tracking power supply and system |
US8183917B2 (en) | 2010-06-04 | 2012-05-22 | Quantance, Inc. | RF power amplifier circuit with mismatch tolerance |
US8860390B2 (en) | 2010-06-04 | 2014-10-14 | Apple Inc. | Switching power supply opposite polarity inductor arrangement |
JP2011259083A (en) | 2010-06-07 | 2011-12-22 | Renesas Electronics Corp | Rf power amplifier and operation method thereof |
US20110298432A1 (en) | 2010-06-07 | 2011-12-08 | Skyworks Solutions, Inc | Apparatus and method for variable voltage function |
US8164391B2 (en) | 2010-07-28 | 2012-04-24 | Active-Semi, Inc. | Synchronization of multiple high frequency switching power converters in an integrated circuit |
KR101101691B1 (en) | 2010-07-28 | 2011-12-30 | 한국과학기술원 | Power amplifier |
WO2012027039A1 (en) | 2010-08-25 | 2012-03-01 | Rf Micro Devices, Inc. | Multi-mode/multi-band power management system |
US8204456B2 (en) | 2010-09-15 | 2012-06-19 | Fujitsu Semiconductor Limited | Systems and methods for spurious emission cancellation |
GB2484475A (en) | 2010-10-11 | 2012-04-18 | Toshiba Res Europ Ltd | A power supply modulator for an RF amplifier, using a current-output class G amplifier |
WO2012066659A1 (en) | 2010-11-17 | 2012-05-24 | 株式会社日立製作所 | High-frequency amplifier, and high-frequency module and wireless machine using same |
JP5742186B2 (en) | 2010-11-22 | 2015-07-01 | 富士通株式会社 | Amplifier |
US8674620B2 (en) | 2010-11-30 | 2014-03-18 | Infineon Technologies Ag | Multi channel LED driver |
TWI419448B (en) | 2010-12-02 | 2013-12-11 | Richtek Technology Corp | Power supply circuit with adaptive input selection and method for power supply |
WO2012083256A2 (en) | 2010-12-17 | 2012-06-21 | Skyworks Solutions, Inc. | Apparatus and methods for oscillation suppression |
JP5614273B2 (en) | 2010-12-21 | 2014-10-29 | 富士通株式会社 | Amplifier |
US8773102B2 (en) | 2011-01-03 | 2014-07-08 | Eta Semiconductor Inc. | Hysteretic CL power converter |
US8588713B2 (en) | 2011-01-10 | 2013-11-19 | Rf Micro Devices, Inc. | Power management system for multi-carriers transmitter |
US8803605B2 (en) | 2011-02-01 | 2014-08-12 | Mediatek Singapore Pte. Ltd. | Integrated circuit, wireless communication unit and method for providing a power supply |
US8611402B2 (en) | 2011-02-02 | 2013-12-17 | Rf Micro Devices, Inc. | Fast envelope system calibration |
JP5996559B2 (en) | 2011-02-07 | 2016-09-21 | スカイワークス ソリューションズ,インコーポレイテッドSkyworks Solutions,Inc. | Apparatus and method for envelope tracking calibration |
CN103444076B (en) | 2011-02-07 | 2016-05-04 | 射频小型装置公司 | For the group delay calibration steps of power amplifier envelope-tracking |
US8624760B2 (en) | 2011-02-07 | 2014-01-07 | Rf Micro Devices, Inc. | Apparatuses and methods for rate conversion and fractional delay calculation using a coefficient look up table |
GB2488119B (en) | 2011-02-15 | 2015-06-24 | Nujira Ltd | Power control |
US8576523B2 (en) | 2011-03-14 | 2013-11-05 | Qualcomm Incorporated | Charge pump electrostatic discharge protection |
WO2012125657A2 (en) | 2011-03-15 | 2012-09-20 | Skyworks Solutions, Inc. | Apparatus and methods for capacitive load reduction |
US8725218B2 (en) | 2011-03-25 | 2014-05-13 | R2 Semiconductor, Inc. | Multimode operation DC-DC converter |
US8718188B2 (en) | 2011-04-25 | 2014-05-06 | Skyworks Solutions, Inc. | Apparatus and methods for envelope tracking |
EP4220950A3 (en) | 2011-05-05 | 2023-12-06 | Qorvo US, Inc. | Power management architecture for modulated and constant supply operation |
US8362837B2 (en) | 2011-05-23 | 2013-01-29 | Vyycore Ltd. | System and a method for amplifying a signal by multiple non-linear power amplifiers |
US8638165B2 (en) | 2011-06-06 | 2014-01-28 | Qualcomm Incorporated | Switched-capacitor DC blocking amplifier |
IL213624A (en) | 2011-06-16 | 2016-02-29 | David Leonardo Fleischer | Method and system for boosting the power supply of a power amplifier |
US8626091B2 (en) | 2011-07-15 | 2014-01-07 | Rf Micro Devices, Inc. | Envelope tracking with variable compression |
US9263996B2 (en) | 2011-07-20 | 2016-02-16 | Rf Micro Devices, Inc. | Quasi iso-gain supply voltage function for envelope tracking systems |
US8618868B2 (en) | 2011-08-17 | 2013-12-31 | Rf Micro Devices, Inc. | Single charge-pump buck-boost for providing independent voltages |
KR101793733B1 (en) | 2011-10-14 | 2017-11-06 | 삼성전자주식회사 | Apparatus and method for calibration of supply modualtion in transmitter |
US9515621B2 (en) | 2011-11-30 | 2016-12-06 | Qorvo Us, Inc. | Multimode RF amplifier system |
US9298198B2 (en) | 2011-12-28 | 2016-03-29 | Rf Micro Devices, Inc. | Noise reduction for envelope tracking |
GB2498391B (en) | 2012-01-16 | 2018-11-21 | Snaptrack Inc | Pre-distortion in RF path in combination with shaping table in envelope path for envelope tracking amplifier |
GB2498392B (en) | 2012-01-16 | 2016-01-13 | Nujira Ltd | Crest factor reduction applied to shaping table to increase power amplifier efficency of envelope tracking amplifier |
WO2013119587A1 (en) | 2012-02-09 | 2013-08-15 | Skyworks Solutions, Inc. | Apparatus and methods for envelope tracking |
US8952753B2 (en) | 2012-02-17 | 2015-02-10 | Quantance, Inc. | Dynamic power supply employing a linear driver and a switching regulator |
US8981839B2 (en) | 2012-06-11 | 2015-03-17 | Rf Micro Devices, Inc. | Power source multiplexer |
US8648657B1 (en) | 2012-08-13 | 2014-02-11 | Broadcom Corporation | Mobile device including a power amplifier with selectable voltage supply |
US8824978B2 (en) | 2012-10-30 | 2014-09-02 | Eta Devices, Inc. | RF amplifier architecture and related techniques |
US8829993B2 (en) | 2012-10-30 | 2014-09-09 | Eta Devices, Inc. | Linearization circuits and methods for multilevel power amplifier systems |
US8909175B1 (en) | 2013-06-27 | 2014-12-09 | Crestcom, Inc. | Transmitter and method for RF power amplifier having a bandwidth controlled, detroughed envelope tracking signal |
-
2012
- 2012-05-31 EP EP12794149.0A patent/EP2715945B1/en active Active
- 2012-05-31 US US14/122,852 patent/US9178627B2/en active Active
- 2012-05-31 WO PCT/US2012/040317 patent/WO2012166992A1/en active Application Filing
- 2012-05-31 CN CN201280026559.0A patent/CN103748794B/en active Active
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030206603A1 (en) * | 2002-05-03 | 2003-11-06 | Husted Paul J. | Systems and methods to provide wideband magnitude and phase imbalance calibration and compensation in quadrature receivers |
US20050157778A1 (en) * | 2004-01-15 | 2005-07-21 | Trachewsky Jason A. | Orthogonal normalization for a radio frequency integrated circuit |
US20060062324A1 (en) | 2004-09-17 | 2006-03-23 | Masashi Naito | Distortion compensation quadrature modulator and radio transmitter |
US20080280577A1 (en) * | 2006-01-31 | 2008-11-13 | International Business Machines Corporation | Receiver and integrated am-fm/iq demodulators for gigabit-rate data detection |
US20100321127A1 (en) * | 2008-02-21 | 2010-12-23 | Advantest Corporation | Test apparatus for digital modulated signal |
US20110018626A1 (en) * | 2008-10-24 | 2011-01-27 | Advantest Corporation | Quadrature amplitude demodulator and demodulation method |
Non-Patent Citations (1)
Title |
---|
See also references of EP2715945A4 |
Also Published As
Publication number | Publication date |
---|---|
CN103748794A (en) | 2014-04-23 |
US20140099907A1 (en) | 2014-04-10 |
CN103748794B (en) | 2015-09-16 |
EP2715945A4 (en) | 2014-11-26 |
US9178627B2 (en) | 2015-11-03 |
EP2715945A1 (en) | 2014-04-09 |
EP2715945B1 (en) | 2017-02-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP2715945B1 (en) | Rugged iq receiver based rf gain measurements | |
CN106817084B (en) | Apparatus and method for phase synchronization of local oscillators in transceivers | |
KR100735366B1 (en) | Method and apparatus for self-calibrating in a mobile transceiver | |
US7831215B2 (en) | Tranceiver circuit for compensating IQ mismatch and carrier leakage and method for controlling the same | |
US6940916B1 (en) | Wideband analog quadrature modulator/demodulator with pre-compensation/post-compensation correction | |
CA2273671C (en) | Local oscillator leak cancellation circuit | |
KR101011748B1 (en) | Internal calibration system for a radio frequency rf transmitter | |
US6700453B2 (en) | Amplitude imbalance compensation of quadrature modulator | |
KR100819391B1 (en) | Apparatus for measuring iq mismatch | |
EP2381595B1 (en) | Phase skew compensation at a coherent optical receiver | |
KR100758309B1 (en) | Radio frequency calibration apparatus and method for multi-antenna mobile communication system | |
WO2007127948A2 (en) | Adjusting parameters associated with leakage signals | |
US8712356B2 (en) | Apparatus and method for phase synchronization in radio frequency transmitters | |
WO2012170831A1 (en) | Method of calibrating the delay of an envelope tracking signal | |
CN114128153A (en) | Apparatus and method for DC offset estimation | |
CN111190144B (en) | Radar device and leakage correction method thereof | |
KR100801871B1 (en) | Method for compensating transmission carrier leakage and transceiving circuit using the same | |
JP2011146979A (en) | Transmission apparatus, radio communication apparatus, and transmission method | |
KR100535774B1 (en) | Apparatus for compensation DC offset and I/Q gain and phase imbalance and compensation system using it | |
EP3174225B1 (en) | Apparatus and methods for phase synchronization of local oscillators in a transceiver | |
KR20010076760A (en) | A Method and Apparatus for Multi-channel Calibration | |
JP2008172838A (en) | Radio transmitter | |
JP4659621B2 (en) | Wireless transmitter | |
US11428776B2 (en) | System for measuring phase coherence as well as method of measuring phase coherence | |
JP2011188428A (en) | Transmitting and receiving circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 12794149 Country of ref document: EP Kind code of ref document: A1 |
|
REEP | Request for entry into the european phase |
Ref document number: 2012794149 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2012794149 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 14122852 Country of ref document: US |
|
NENP | Non-entry into the national phase |
Ref country code: DE |