WO2009032389A1 - Method of packaging an integrated circuit die - Google Patents
Method of packaging an integrated circuit die Download PDFInfo
- Publication number
- WO2009032389A1 WO2009032389A1 PCT/US2008/068076 US2008068076W WO2009032389A1 WO 2009032389 A1 WO2009032389 A1 WO 2009032389A1 US 2008068076 W US2008068076 W US 2008068076W WO 2009032389 A1 WO2009032389 A1 WO 2009032389A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- die
- adhesive coating
- swelling agent
- dies
- solvent
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/568—Temporary substrate used as encapsulation process aid
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/19—Manufacturing methods of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/96—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being encapsulated in a common layer, e.g. neo-wafer or pseudo-wafer, said common layer being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/12105—Bump connectors formed on an encapsulation of the semiconductor or solid-state body, e.g. bumps on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Definitions
- the present invention relates generally to integrated circuit die packages. More specifically, the present invention relates to a method of preventing the contamination of bond pads during chips-first packaging of an integrated circuit die.
- Integrated circuit packaging is a crucial step in the process of providing small and highly performing semiconductor devices. As such, it has a significant effect on the appearance and function of end-user devices, from computers to cell phones to embedded processors. As in most electronics, the trend is to make semiconductor devices smaller, more powerful, and less costly.
- Integrated circuit (IC) packaging has evolved through multiple types of packaging technologies including, for example, system in package, package on package, chips first packaging, and so forth. These packaging technologies provide benefits in terms of high levels of integration, more functionality, space and weight savings, and commensurate cost savings.
- System in package is a technology that allows the placement of several integrated circuits in one package, providing a complete set of device electronics in a small area.
- Package on package places one package on top of another for greater integration complexity and interconnect density.
- System in package and package on package techniques typically use wire bonding to connect the IC die and the package.
- wire bonding is a useful packaging technique, the wires take up valuable board space.
- flip chip techniques have been developed to eliminate wire bonding. In a flip chip process, an IC die is connected face-down to a board or substrate using ball grid array or other conductive bumps. This technique eliminates wire bonds, increases speeds and reduces size.
- Chips-first packaging has been developed to counter the limitations of wire bonding and some ball grid array techniques.
- One chips-first packaging technique entails mounting the IC die or dies face down to a releasable adhesive and then encapsulating them to form an extended surface around the die. The resulting array structure is released from the substrate and the interconnect circuitry is built above the IC die and the extended surface.
- the interconnect is formed to the IC die as an integral part of the processing of the circuit board, thus eliminating the need for wire bonds, tape-automated bonds (TABs), or solder bumps.
- TABs tape-automated bonds
- FIG. 1 shows a side view of an IC die 20 undergoing a prior art chips-first packaging process.
- the bare IC dies represented by IC die 20
- IC die 20 are typically encapsulated with a molding material 22 to form the protective package prior to building the interconnect circuitry above them.
- Encapsulation of IC die 20 protects it from conditions which may degrade it and allows IC die 20 to be transported, handled, and readily configured with other components. Encapsulation can also extend the surface of IC die 20, creating a platform for the redistribution of circuitry above IC die 20. This effectively makes the chip layout larger so it can be bonded to a coarser pitch circuit board.
- Encapsulation entails attaching the IC die 20 with its active surface 24 face down on an adhesive 26 to hold it in place. Active surface 24 of IC die 20 refers to that side of IC die 20 having bond pads 28.
- IC die 20 is placed in a mold, encapsulated with molding material 22 (such as a filled epoxy resin), and molding material 22 is then cured.
- molding material 22 such as a filled epoxy resin
- molding material 22 can then undesirably coat bond pads 28.
- molding material 22 becomes permanently attached to bond pads 28 resulting in open circuits and rendering IC die 20 useless.
- FIG. 1 shows a side view of an integrated circuit (IC) die undergoing a prior art chips-first packaging process
- FIG. 2 shows a flowchart of an IC die packaging process in accordance with an embodiment of the invention
- FIG. 3 shows a side view of a portion of a number of IC dies at a beginning stage of packaging in accordance with the IC die packaging process of FIG. 2;
- FIG. 4 shows a side view of the portion of IC dies shown in FIG. 3 further along in processing
- FIG. 5 shows a side view of the portion of IC dies shown in FIG. 4 further along in processing
- FIG. 6 shows a side view of the portion of IC dies shown in FIG. 5 further along in processing
- FIG. 7 shows a side view of the portion of IC dies shown in FIG. 6 further along in processing
- FIG. 8 shows a side view of the portion of IC dies shown in FIG. 7 further along in processing
- FIG. 9 shows a side view of IC dies packages resulting from execution of the IC die packaging process of FIG. 2.
- FIG. 2 shows a flowchart of an integrated circuit (IC) die packaging process 34 in accordance with an embodiment of the invention.
- IC die packaging process 34 describes a chips-first packaging methodology that includes the application of a selected solvent to cause swelling of an adhesive coating used to hold the IC die onto a support substrate during encapsulation and cure of a molding material. The swelling of the adhesive fills gaps under the IC die and/or creates a fillet of swelled adhesive about a perimeter of the IC die which prevents a molding material from bleeding under the IC die.
- IC die packaging process 34 begins with a task 36. At task 36, IC dies are attached to a support substrate via a release tape. Referring to FIG.
- FIG. 3 shows a side view of a portion of a number of IC dies 38 at a beginning stage of packaging in accordance with task 36 of IC packaging process 34.
- a structure 40 for temporarily holding IC dies 38 during packaging thereof generally includes a support substrate 42 and a release film 44 attached to a surface 46 of support substrate 42.
- release film 44 includes a polyimide liner 48 laminated or otherwise secured to surface 46. Liner 48 is coated with a silicone polymer adhesive coating 50.
- singulated IC dies 38 are placed on support substrate 42 with an active surface 52 of each of IC dies 38 face down on adhesive coating 50. Active surface 52 of IC dies 38 refers to that side of each of IC dies 38 having bond pads 54.
- adhesive coating 50 has a non-uniform surface 56. Nonuniform surface 56 can cause gaps between bond pads 54 and adhesive coating 50.
- the present invention is discussed in connection with the packaging of singulated, or individual IC dies 38. However, the present invention applies equally to the packaging of multi-chip modules, each of which includes multiple singulated IC dies that can perform various functions.
- a task 58 is performed.
- a swelling agent is sprayed onto a surface of the adhesive coating and allowed to evaporate.
- FIG. 4 shows a side view of the portion of IC dies 38 shown in FIG. 3 further along in processing.
- Structure 40 further includes a swelling agent 60.
- swelling agent 60 is uniformly distributed over adhesive coating 50 and IC dies 38 as an atomized spray from a spray nozzle 62 of conventional spray equipment.
- nozzle 62 appears close to IC dies 38 and adhesive coating 50 in FIG.
- a distance between nozzle 62 and IC dies 38 can be as close as ten mil up to approximately twenty inches away from IC dies 38. More particularly, nozzle 62 may be between four to ten inches away from IC dies 38.
- a spray pressure of swelling agent 60 from nozzle 62 may be between one half to eighty pounds per square inch (psi), and more typically between one half and five psi.
- a relatively low spray pressure is desirable to limit any spray induced change to the topography, i.e., the shape and form, of surface 56 of adhesive coating 50. That is, a high spray pressure may modify the roughness of surface 56 of adhesive coating 50 by, for example, pitting surface 56.
- a rough surface 56 of adhesive coating 50 can adversely effect the surface of the encapsulating material, discussed below, which in turn may be problematic for subsequent processing of the encapsulated IC dies 38.
- a moving route for nozzle 62 can be static, i.e., a single spray from above.
- the moving route for nozzle 62 can be circular movement or moving line by line, i.e., IC die 38 by IC die 38.
- nozzle 62 need not move across the top of IC dies 38 because the top of IC dies 38 do not necessarily need to be sprayed. Rather, only adhesive coating 50 need be sprayed. Accordingly, using a programmable spray tool, nozzle 62 may alternatively be placed below the top of IC dies 38 in the gap between IC dies 38.
- the spray duration is dependent on the moving route of nozzle 62. For example, a single spray from above takes on the order of as little as a few seconds. However, moving nozzle 62 line by line can take a longer duration, for example, up to fifteen minutes for a three hundred millimeter diameter panel of IC dies 38.
- swelling agent 60 is delivered as an atomized spray. As an atomized spray, the droplet size of agent 60 should not exceed a few microns. This atomized spray of swelling agent 60 is desirable to obtain reproducible and consistent swelling of adhesive coating 50.
- FIG. 5 shows a side view of the portion of IC dies 38 shown in FIG. 4 further along in processing.
- adhesive coating 50 is allowed to swell into contact with bond pads 54 and around active surface 52 near the edges of IC dies 38.
- Swelling agent 60 can swell into contact with bond pads 54 to fill the gaps which may be present between bond pads 54 and adhesive surface 56.
- a fillet 64 of swelled adhesive coating 50 may be formed about a perimeter of each of IC dies 38. Any remaining swelling agent 60 then evaporates off adhesive surface 56 and IC dies 38.
- swelling agent 60 is a solvent, i.e., a liquid that is typically capable of dissolving a solid, liquid, or gaseous solute.
- solvent swelling agent 60 a solvent having the appropriate solubility parameters, solvent polarity, boiling point, and so forth. It is desirable that solvent swelling agent 60 causes the proper amount of swelling of adhesive coating 50 and causes little change (with the exception of the desired swelling) to the topography of adhesive surface 56.
- the appropriate swelling agent 60 should have little or no chemical reaction with silicone polymer adhesive coating 50 and liner 48 of release film 44.
- a suitable solvent to serve as swelling agent 60 is one that does not dissolve adhesive coating 50, but also does not cause excessive swelling of adhesive coating 50.
- a height 66 of fillet 64 of swelled adhesive coating 50 is desirably between one half and one hundred microns, and more particularly between two and ten microns. Height 66 is directly affected by the propensity for swelling agent 60 to swell adhesive coating 50. Thus, excessive swelling of adhesive coating 50 can result in fillets 64 having height 66 that is greater than one hundred microns. Excessively high fillets 64 can increase the chance of getting voids during subsequent dielectric buildup processes, discussed below.
- a solubility parameter is a numerical value that indicates the relative solvency behavior of a particular solvent. Liquids and solids are held together by intermolecular force. For a solution to occur, the solvent molecules must overcome the intermolecular force in the solute and find their way between and around the solute molecules. At the same time, the solvent molecules themselves must be separated from each other by the molecules of the solute. This intermolecular force is known as van der Waals forces.
- Hildebrand solubility parameter which reflects the total van der Waals force of a solvent.
- toluene having a Hildebrand solubility parameter of 18.3 (SI units)
- hexane having a Hildebrand solubility parameter of 14.9 (SI units) causes too much swelling of adhesive coating.
- Acetone with a Hildebrand solubility parameter of 19.7 (SI units), does not provide the appropriate adhesive swell, but rather dissolves silicone polymer adhesive coating 50.
- Swelling agent 60 is also selected in terms of its polarity.
- Solvents can be broadly classified into polar and non-polar solvents. The polarity of a solvent determines what type of compounds it is able to dissolve and with what other solvents or liquid compounds it is miscible. As a rule of thumb, polar solvents dissolve polar compounds best and non-polar solvents dissolve non-polar compounds best. This rule of thumb is sometimes referred to as "like dissolves like.”
- a polar solvent can attack the bonding of silicone polymer adhesive coating 50 and the underlying polyimide liner 48. This attack can cause the detachment of adhesive coating 50 from liner 48.
- a polar solvent can also cause significant change to the topography of adhesive surface 56, which can cause problems during subsequent dielectric buildup processes.
- swelling agent 60 is a non-polar solvent, such as toluene, so as to prevent or limit chemical reaction between swelling agent 60 and silicone polymer adhesive coating 50.
- a non-polar solvent such as toluene
- Another important property of solvents is boiling point. The boiling point of a solvent determines the speed of evaporation. A rapid evaporation of swelling agent 60 is desirable so that residue solvent does not remain on adhesive coating 50. This residue solvent can cause problems when the encapsulating, or molding material, is applied as discussed below.
- the longer agent 60 sits on adhesive coating 50 the larger the penetration depth of agent 60 into coating 50. This can cause height 66 of fillets 64 to be in excessive.
- the boiling point of solvent swelling agent 60 should be in a range of fifty to one hundred fifty degrees Celsius if solvent spray and evaporation processes are performed at room temperature in order to ensure fast evaporation.
- the boiling point of toluene is 110.6° C. It should be understood that under the conditions of sub-ambient or super-ambient processing temperatures, a different solvent swelling agent 60 having a lower or higher boiling point then that of toluene may be selected in order to achieve the appropriate evaporation rate.
- Toluene is discussed above as being a suitable solvent swelling agent 60 when used in combination with release film 44 formed of polyimide liner 48 and silicone polymer adhesive coating 50.
- Toluene is a suitable solvent because it exhibits the appropriate solubility, it is a non-polar solvent, and its boiling point appropriate for causing relatively rapid evaporation.
- solvent toluene is described herein, those skilled in the art will recognize that other solvents may be employed that cause the appropriate degree of swelling of adhesive coating 50 without dissolving it or otherwise changing the topography of coating 50.
- IC dies 38 are encapsulated with a molding material to form a panel of IC dies 38.
- FIG. 6 shows a side view of the portion of IC dies 38 shown in FIG. 5 further along in processing.
- IC dies 38 are encapsulated in a molding material 72.
- One exemplary molding material 72 is a silica-filled epoxy molding compound, although other known and upcoming molding materials 72 may be utilized. It should be noted that the presence of fillets 64 of adhesive coating 50 as well as the swelling of adhesive coating 50 into contact with bond pads 54 prevents the bleeding of molding material 72 against bond pads 54.
- a task 76 is performed.
- panel 74 is cured.
- a cure profile may entail exposure of panel 74 to a temperature of one hundred degrees Celsius for a duration of sixty minutes immediately followed by exposure of panel 74 to a temperature of one hundred fifty degrees for another duration of sixty minutes.
- Those skilled in the art will recognize that other cure profiles suitable for particular molding materials may alternatively be utilized.
- panel 74 may be backgrinded to an appropriate thickness in accordance with conventional processes.
- panel 74 may be molded to the appropriate thickness as known to those skilled in the art.
- FIG. 7 shows a side view of the portion of IC dies 38 shown in FIG. 6 further along in processing. Following removal of support substrate 42 and adhesive coating 50, voids 82 remain about a perimeter of each of IC dies 38 where fillets 64 of adhesive coating 50 were once located. Panel 74 of IC dies 38 may subsequently be attached to a carrier 84 for further processing, as known to those skilled in the art.
- fillets 64 are controlled to height 66 (FIG. 5) that is between approximately one half to one hundred microns. Consequently, a corresponding height 86 of voids 82 will be approximately the same as height 66 of fillets 64. If fillets 64 are excessively high, resulting in excessively deep voids 82, problems can be encountered during subsequent dielectric deposition processes. For example, during a spin coating process, excessively deep voids 82 may cause a step or other surface non-conformities of the dielectric. In addition, excessively deep voids 82 can result in an inadequate amount of molding material 72 surrounding IC dies 38 to hold them in place.
- a task 88 is performed.
- panel 74 of IC dies 38 undergoes processing to route out signals, power, and ground lines between bond pads 54 on active surface 52 of each of IC dies 38.
- FIG. 8 shows a side view of the portion of IC dies 38 shown in FIG. 7 further along in processing. Routing may be performed using standard silicon manufacturing equipment. These processing steps can include the deposition of copper metallization layers by electroplating techniques. The metal layers are generally separated by insulating layers typically formed from a spin-coated photoimageable dielectric, and patterned using batch process lithography.
- the combination of metal layers and insulating layers are collectively represented by a representative layer 90 in FIG. 8.
- the number of metal layers in a package is dictated by the package size, land grid array or ball grid array pitch requirement, input/output count, power and ground requirements, and routing design rules.
- the metal layers connect bond pads 54 on active surface 52 to pads 92 placed on an exterior surface 94 of panel 74. Pads 92 can then be provided with a nickel-gold (NiAu) alloy or solder finish for land grid array (LGA) or solder balls 96 for ball grid array (BGA).
- NiAu nickel-gold
- LGA land grid array
- BGA ball grid array
- a task 98 is performed.
- panel 74 is separated into individual IC die packages.
- IC die packaging process 34 exits.
- FIG. 9 shows a side view of IC die packages 100 resulting from execution of IC die packaging process 100 of FIG. 2.
- IC die packages 100 can be processed in accordance with known processes in preparation for their incorporation into electronic devices.
- An embodiment described herein comprises a method of packaging an integrated circuit (IC) die.
- Packaging entails a chips-first methodology in which the package is built around the bare IC dies. Prior to IC die encapsulation the IC dies are placed active side down on an adhesive coating that secures the IC dies onto a support substrate. The adhesive coating is then sprayed with a swelling agent in the form of a non-polar solvent.
- the swelling agent causes the adhesive coating to swell into contact with bond pads located on the active surface and/or to form fillets of adhesive coating around the IC does so that the molding material used during IC die encapsulation does not bleed onto the bond pads.
- the process of swelling the adhesive coating with an appropriately selected solvent effectively protects the bond pads of and IC die from resin, i.e., molding material, bleed when undergoing encapsulation.
- the simple and cost- effective application of a swelling agent to protect the bond pads is achieved utilizing conventional equipment during panelization of IC chips.
- the methodology can be readily implemented within existing packaging methodologies.
Abstract
Description
Claims
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP08771855A EP2186125A1 (en) | 2007-08-29 | 2008-06-25 | Method of packaging an integrated circuit die |
JP2010522986A JP5187863B2 (en) | 2007-08-29 | 2008-06-25 | Integrated circuit die packaging method and structure for temporarily holding an integrated circuit die during a packaging process |
CN2008801046039A CN101790781B (en) | 2007-08-29 | 2008-06-25 | Method of packaging an integrated circuit die |
KR1020107004382A KR101483419B1 (en) | 2007-08-29 | 2008-06-25 | Method of packaging an integrated circuit die |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/846,671 US7595226B2 (en) | 2007-08-29 | 2007-08-29 | Method of packaging an integrated circuit die |
US11/846,671 | 2007-08-29 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2009032389A1 true WO2009032389A1 (en) | 2009-03-12 |
Family
ID=40408116
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2008/068076 WO2009032389A1 (en) | 2007-08-29 | 2008-06-25 | Method of packaging an integrated circuit die |
Country Status (7)
Country | Link |
---|---|
US (1) | US7595226B2 (en) |
EP (1) | EP2186125A1 (en) |
JP (1) | JP5187863B2 (en) |
KR (1) | KR101483419B1 (en) |
CN (1) | CN101790781B (en) |
TW (1) | TWI423350B (en) |
WO (1) | WO2009032389A1 (en) |
Families Citing this family (43)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI360207B (en) | 2007-10-22 | 2012-03-11 | Advanced Semiconductor Eng | Chip package structure and method of manufacturing |
US8035216B2 (en) * | 2008-02-22 | 2011-10-11 | Intel Corporation | Integrated circuit package and method of manufacturing same |
US8580612B2 (en) * | 2009-02-12 | 2013-11-12 | Infineon Technologies Ag | Chip assembly |
TWI456715B (en) * | 2009-06-19 | 2014-10-11 | Advanced Semiconductor Eng | Chip package structure and manufacturing method thereof |
TWI466259B (en) * | 2009-07-21 | 2014-12-21 | Advanced Semiconductor Eng | Semiconductor package, manufacturing method thereof and manufacturing method for chip-redistribution encapsulant |
TWI405306B (en) | 2009-07-23 | 2013-08-11 | Advanced Semiconductor Eng | Semiconductor package, manufacturing method thereof and chip-redistribution encapsulant |
US20110084372A1 (en) | 2009-10-14 | 2011-04-14 | Advanced Semiconductor Engineering, Inc. | Package carrier, semiconductor package, and process for fabricating same |
US20110108999A1 (en) * | 2009-11-06 | 2011-05-12 | Nalla Ravi K | Microelectronic package and method of manufacturing same |
JP5551568B2 (en) * | 2009-11-12 | 2014-07-16 | 日東電工株式会社 | Resin-sealing adhesive tape and method for manufacturing resin-sealed semiconductor device using the same |
US8378466B2 (en) | 2009-11-19 | 2013-02-19 | Advanced Semiconductor Engineering, Inc. | Wafer-level semiconductor device packages with electromagnetic interference shielding |
US8901724B2 (en) | 2009-12-29 | 2014-12-02 | Intel Corporation | Semiconductor package with embedded die and its methods of fabrication |
US8742561B2 (en) | 2009-12-29 | 2014-06-03 | Intel Corporation | Recessed and embedded die coreless package |
US8569894B2 (en) | 2010-01-13 | 2013-10-29 | Advanced Semiconductor Engineering, Inc. | Semiconductor package with single sided substrate design and manufacturing methods thereof |
US8372689B2 (en) | 2010-01-21 | 2013-02-12 | Advanced Semiconductor Engineering, Inc. | Wafer-level semiconductor device packages with three-dimensional fan-out and manufacturing methods thereof |
US8320134B2 (en) | 2010-02-05 | 2012-11-27 | Advanced Semiconductor Engineering, Inc. | Embedded component substrate and manufacturing methods thereof |
TWI411075B (en) | 2010-03-22 | 2013-10-01 | Advanced Semiconductor Eng | Semiconductor package and manufacturing method thereof |
US8368232B2 (en) * | 2010-03-25 | 2013-02-05 | Qualcomm Incorporated | Sacrificial material to facilitate thin die attach |
US8624374B2 (en) | 2010-04-02 | 2014-01-07 | Advanced Semiconductor Engineering, Inc. | Semiconductor device packages with fan-out and with connecting elements for stacking and manufacturing methods thereof |
US8535989B2 (en) | 2010-04-02 | 2013-09-17 | Intel Corporation | Embedded semiconductive chips in reconstituted wafers, and systems containing same |
US8278746B2 (en) | 2010-04-02 | 2012-10-02 | Advanced Semiconductor Engineering, Inc. | Semiconductor device packages including connecting elements |
US8319318B2 (en) | 2010-04-06 | 2012-11-27 | Intel Corporation | Forming metal filled die back-side film for electromagnetic interference shielding with coreless packages |
US8618652B2 (en) | 2010-04-16 | 2013-12-31 | Intel Corporation | Forming functionalized carrier structures with coreless packages |
US9847308B2 (en) | 2010-04-28 | 2017-12-19 | Intel Corporation | Magnetic intermetallic compound interconnect |
US8939347B2 (en) | 2010-04-28 | 2015-01-27 | Intel Corporation | Magnetic intermetallic compound interconnect |
US8434668B2 (en) | 2010-05-12 | 2013-05-07 | Intel Corporation | Magnetic attachment structure |
US8313958B2 (en) | 2010-05-12 | 2012-11-20 | Intel Corporation | Magnetic microelectronic device attachment |
US8609532B2 (en) | 2010-05-26 | 2013-12-17 | Intel Corporation | Magnetically sintered conductive via |
US20120001339A1 (en) | 2010-06-30 | 2012-01-05 | Pramod Malatkar | Bumpless build-up layer package design with an interposer |
US8372666B2 (en) | 2010-07-06 | 2013-02-12 | Intel Corporation | Misalignment correction for embedded microelectronic die applications |
US8754516B2 (en) | 2010-08-26 | 2014-06-17 | Intel Corporation | Bumpless build-up layer package with pre-stacked microelectronic devices |
US8501544B2 (en) * | 2010-08-31 | 2013-08-06 | Stats Chippac, Ltd. | Semiconductor device and method of forming adhesive material over semiconductor die and carrier to reduce die shifting during encapsulation |
US8304913B2 (en) | 2010-09-24 | 2012-11-06 | Intel Corporation | Methods of forming fully embedded bumpless build-up layer packages and structures formed thereby |
US8941222B2 (en) | 2010-11-11 | 2015-01-27 | Advanced Semiconductor Engineering Inc. | Wafer level semiconductor package and manufacturing methods thereof |
US9406658B2 (en) | 2010-12-17 | 2016-08-02 | Advanced Semiconductor Engineering, Inc. | Embedded component device and manufacturing methods thereof |
US8937382B2 (en) | 2011-06-27 | 2015-01-20 | Intel Corporation | Secondary device integration into coreless microelectronic device packages |
US8848380B2 (en) | 2011-06-30 | 2014-09-30 | Intel Corporation | Bumpless build-up layer package warpage reduction |
US9245773B2 (en) * | 2011-09-02 | 2016-01-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device packaging methods and structures thereof |
US9257368B2 (en) | 2012-05-14 | 2016-02-09 | Intel Corporation | Microelectric package utilizing multiple bumpless build-up structures and through-silicon vias |
CN104321864B (en) | 2012-06-08 | 2017-06-20 | 英特尔公司 | Microelectronics Packaging with the non-coplanar, microelectronic component of encapsulating and solderless buildup layer |
CN102842564B (en) * | 2012-09-12 | 2014-06-25 | 矽力杰半导体技术(杭州)有限公司 | Flip-chip package device for integrated switching power supply and flip-chip packaging method |
NL2011512C2 (en) * | 2013-09-26 | 2015-03-30 | Besi Netherlands B V | Method for moulding and surface processing electronic components and electronic component produced with this method. |
US11075173B2 (en) * | 2018-10-31 | 2021-07-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and method of forming same |
KR20210011276A (en) * | 2019-07-22 | 2021-02-01 | 삼성전자주식회사 | Semiconductor package and method of manufacturing the same |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6518097B1 (en) * | 2000-08-29 | 2003-02-11 | Korea Advanced Institute Of Science And Technology | Method for fabricating wafer-level flip chip package using pre-coated anisotropic conductive adhesive |
US6953985B2 (en) * | 2002-06-12 | 2005-10-11 | Freescale Semiconductor, Inc. | Wafer level MEMS packaging |
US7112467B2 (en) * | 2000-02-10 | 2006-09-26 | Epic Technologies, Inc. | Structure and method for temporarily holding integrated circuit chips in accurate alignment |
Family Cites Families (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4918811A (en) | 1986-09-26 | 1990-04-24 | General Electric Company | Multichip integrated circuit packaging method |
US5032543A (en) | 1988-06-17 | 1991-07-16 | Massachusetts Institute Of Technology | Coplanar packaging techniques for multichip circuits |
US5144747A (en) | 1991-03-27 | 1992-09-08 | Integrated System Assemblies Corporation | Apparatus and method for positioning an integrated circuit chip within a multichip module |
US5250843A (en) | 1991-03-27 | 1993-10-05 | Integrated System Assemblies Corp. | Multichip integrated circuit modules |
US5353498A (en) | 1993-02-08 | 1994-10-11 | General Electric Company | Method for fabricating an integrated circuit module |
US5866952A (en) | 1995-11-30 | 1999-02-02 | Lockheed Martin Corporation | High density interconnected circuit module with a compliant layer as part of a stress-reducing molded substrate |
US5841193A (en) | 1996-05-20 | 1998-11-24 | Epic Technologies, Inc. | Single chip modules, repairable multichip modules, and methods of fabrication thereof |
US6099959A (en) | 1998-07-01 | 2000-08-08 | International Business Machines Corporation | Method of controlling the spread of an adhesive on a circuitized organic substrate |
US6211462B1 (en) | 1998-11-05 | 2001-04-03 | Texas Instruments Incorporated | Low inductance power package for integrated circuits |
KR100361640B1 (en) * | 1999-08-30 | 2002-11-18 | 한국과학기술원 | Fabrication method of wafer-level flip chip packages using pre-coated Anisotropic Conductive Adhesives |
US6734534B1 (en) | 2000-08-16 | 2004-05-11 | Intel Corporation | Microelectronic substrate with integrated devices |
JP2002093830A (en) * | 2000-09-14 | 2002-03-29 | Sony Corp | Manufacturing method of chip-like electronic component, and manufacturing method of pseudo-wafer used for the manufacturing method |
US6673653B2 (en) * | 2001-02-23 | 2004-01-06 | Eaglestone Partners I, Llc | Wafer-interposer using a ceramic substrate |
US6661083B2 (en) | 2001-02-27 | 2003-12-09 | Chippac, Inc | Plastic semiconductor package |
TW544882B (en) * | 2001-12-31 | 2003-08-01 | Megic Corp | Chip package structure and process thereof |
US6908784B1 (en) | 2002-03-06 | 2005-06-21 | Micron Technology, Inc. | Method for fabricating encapsulated semiconductor components |
JP3595323B2 (en) * | 2002-11-22 | 2004-12-02 | 沖電気工業株式会社 | Semiconductor device and manufacturing method thereof |
JP2005243706A (en) * | 2004-02-24 | 2005-09-08 | Nitto Denko Corp | Heat resistant adhesive tape for manufacturing semiconductor device and method of manufacturing semiconductor device |
US20060170096A1 (en) * | 2005-02-02 | 2006-08-03 | Yang Jun Y | Chip scale package and method for manufacturing the same |
TWI324378B (en) * | 2005-10-21 | 2010-05-01 | Freescale Semiconductor Inc | Method of making semiconductor package with reduced moisture sensitivity |
WO2009020467A1 (en) * | 2007-08-07 | 2009-02-12 | Skyworks Solutions, Inc. | Near chip scale package integration process |
-
2007
- 2007-08-29 US US11/846,671 patent/US7595226B2/en active Active
-
2008
- 2008-06-25 EP EP08771855A patent/EP2186125A1/en not_active Withdrawn
- 2008-06-25 KR KR1020107004382A patent/KR101483419B1/en not_active IP Right Cessation
- 2008-06-25 JP JP2010522986A patent/JP5187863B2/en not_active Expired - Fee Related
- 2008-06-25 CN CN2008801046039A patent/CN101790781B/en not_active Expired - Fee Related
- 2008-06-25 WO PCT/US2008/068076 patent/WO2009032389A1/en active Application Filing
- 2008-07-15 TW TW097126812A patent/TWI423350B/en not_active IP Right Cessation
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7112467B2 (en) * | 2000-02-10 | 2006-09-26 | Epic Technologies, Inc. | Structure and method for temporarily holding integrated circuit chips in accurate alignment |
US6518097B1 (en) * | 2000-08-29 | 2003-02-11 | Korea Advanced Institute Of Science And Technology | Method for fabricating wafer-level flip chip package using pre-coated anisotropic conductive adhesive |
US6953985B2 (en) * | 2002-06-12 | 2005-10-11 | Freescale Semiconductor, Inc. | Wafer level MEMS packaging |
Also Published As
Publication number | Publication date |
---|---|
CN101790781B (en) | 2012-06-13 |
KR20100051692A (en) | 2010-05-17 |
TW200915441A (en) | 2009-04-01 |
TWI423350B (en) | 2014-01-11 |
JP5187863B2 (en) | 2013-04-24 |
US20090061564A1 (en) | 2009-03-05 |
KR101483419B1 (en) | 2015-01-16 |
JP2010538462A (en) | 2010-12-09 |
CN101790781A (en) | 2010-07-28 |
EP2186125A1 (en) | 2010-05-19 |
US7595226B2 (en) | 2009-09-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7595226B2 (en) | Method of packaging an integrated circuit die | |
JP7239796B2 (en) | floating die package | |
US8236609B2 (en) | Packaging an integrated circuit die with backside metallization | |
US8609471B2 (en) | Packaging an integrated circuit die using compression molding | |
US6423570B1 (en) | Method to protect an encapsulated die package during back grinding with a solder metallization layer and devices formed thereby | |
JP2022008991A (en) | Structure and method for packaging stress-sensitive mems | |
CN109937476B (en) | Wafer level package and method | |
US20080182363A1 (en) | Method for forming a microelectronic assembly including encapsulating a die using a sacrificial layer | |
US20150008566A1 (en) | Method and structure of panelized packaging of semiconductor devices | |
KR20100080353A (en) | Protective thin film coating in chip packaging | |
TW201838108A (en) | Package structure | |
US10056294B2 (en) | Techniques for adhesive control between a substrate and a die | |
US20090026607A1 (en) | Electronic Device and Method of Manufacturing Same | |
Kikuchi et al. | Warpage analysis with newly molding material of fan-out panel level packaging and the board level reliability test results | |
EP3164887B1 (en) | Structure and method of batch-packaging low pin count embedded semiconductor chips | |
US11282803B2 (en) | Device, semiconductor package and method of manufacturing semiconductor package | |
US20170178993A1 (en) | Electronic component and methods of manufacturing the same | |
CN112397460B (en) | Multi-die package structure, chip package structure and respective manufacturing methods | |
WO2009067111A1 (en) | Method of containing resin bleed |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 200880104603.9 Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 08771855 Country of ref document: EP Kind code of ref document: A1 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2008771855 Country of ref document: EP |
|
ENP | Entry into the national phase |
Ref document number: 2010522986 Country of ref document: JP Kind code of ref document: A Ref document number: 20107004382 Country of ref document: KR Kind code of ref document: A |
|
NENP | Non-entry into the national phase |
Ref country code: DE |