WO2006102667A2 - Enforcing strongly-ordered requests in a weakly-ordered processing system - Google Patents
Enforcing strongly-ordered requests in a weakly-ordered processing system Download PDFInfo
- Publication number
- WO2006102667A2 WO2006102667A2 PCT/US2006/011174 US2006011174W WO2006102667A2 WO 2006102667 A2 WO2006102667 A2 WO 2006102667A2 US 2006011174 W US2006011174 W US 2006011174W WO 2006102667 A2 WO2006102667 A2 WO 2006102667A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- memory
- ordered
- memory access
- strongly
- processing system
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
- G06F13/161—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement
- G06F13/1621—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement by maintaining request order
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
Definitions
- the present disclosure relates generally to processing systems, and more particularly, to a method and apparatus for enforcing strongly-ordered requests in a weakly-ordered processing system.
- the types of devices connected to a bus in a processing system may vary depending on the particular application.
- the sending devices on the bus may be processors
- the receiving devices on the bus may be memory devices or memory mapped devices.
- the processors often achieve performance benefits by allowing memory operations to be performed out-of-order. For example, a sequence of memory operations could be reordered to allow all operations to the same page in memory to be executed before a new page is opened. Processing systems that are allowed to reorder memory operations are generally referred to as "weakly-ordered" processing systems.
- the reordering of memory operations may unpredictably affect program behavior. For instance, an application may require a processor to write data to memory before the processor reads from that memory location. In a weakly- ordered processing system, there is no guarantee that this will occur. This result may be unacceptable. [0005] Various techniques have been employed for executing ordered memory operations in a weakly-ordered processing system. One technique is simply to delay certain memory operations until all memory operations before it are executed. In the previous example, the processor may delay issuing a read request until after it writes to the memory location. Another technique is to use a bus command referred to as a memory barrier when an ordered memory operation is required.
- a "memory barrier” may be used to ensure that all memory access requests issued by a processor before the memory barrier are executed before all memory access requests issued by the processor after the memory barrier. Again, in the previous example, a memory barrier could be sent to the memory by the processor before issuing a read request. This would ensure that the processor writes to memory before it reads from the same memory location.
- the memory barrier may be particularly inefficient in processing systems with multiple memory devices. In these processing systems, a memory barrier would need to be issued by the processor to every memory device it can access to enforce an ordering constraint on memory operations. Thus, there is a continuing need for more efficient methods to perform ordered memory operations in a weakly-ordered processing system.
- the processing system includes a plurality of memory devices and a plurality of processors. Each of the processors are configured to generate memory access requests to one or more of the memory devices, with each of the memory access requests having an attribute that can be asserted to indicate a strongly-ordered request.
- the processing system further includes a bus interconnect configured to interface the processors to the memory devices, the bus interconnect being further configured to enforce ordering constraints on the memory access requests based on the attributes.
- the processing system includes a plurality of memory devices, and a plurality of processors. Each of the processors are configured to generate memory access requests to one or more of the memory devices, with each of the memory access requests having an attribute that can be asserted to indicate a strongly-ordered request.
- the processing system further includes a bus interconnect having means for interfacing the processors to the memory devices, and means for enforcing ordering constraints on the memory access requests based on the attributes.
- the bus interconnect includes a bus switch configured to interface a plurality of processors to a plurality of memory devices in a weakly-ordered processing system. Each of the processors are configured to generate memory access requests to one or more of the memory devices, with each of the memory access requests having an attribute that can be asserted to indicate a strongly-ordered request.
- the bus interconnect further includes a controller configured to enforce ordering constraints on the memory access requests based on the attributes.
- One aspect of a method for enforcing strongly-ordered memory access requests in a weakly-ordered processing system includes receiving, from a plurality of processors, memory access requests for a plurality of memory devices, one of the memory access requests having a memory attribute indicating a strongly-ordered memory access request.
- the method further includes enforcing an ordering constraint for the strongly-ordered memory access request in relation to the other memory access requests in response to the attribute.
- FIG. 1 is a conceptual block diagram illustrating an example of a weakly- ordered processing system
- FIG. 2 is a functional block diagram illustrating an example of a bus interconnect in a weakly-ordered processing system
- FIG. 3 is a functional block diagram illustrating an example of a controller in a bus interconnect for a weakly-ordered processing system
- FIG. 4 is a functional block diagram illustrating another example of the controller in a bus interconnect for a weakly-ordered processing system.
- FIG. 1 is a conceptual block diagram illustrating an example of a weakly- ordered processing system.
- the processing system 100 may be a computer, resident in a computer, or any other system capable of processing, retrieving and storing information.
- the processing system 100 may be a stand-alone system, or alternatively, embedded in a device, such as a wireless or wired telephone, a personal digital assistant (PDA), a desktop computer, a laptop computer, a game console, a pager, a modem, a camera, automotive equipment, industrial equipment, video equipment, audio equipment, or any other suitable device requiring processing capability.
- PDA personal digital assistant
- the processing system 100 may be implemented as integrated circuit, part of an integrated circuit, or distributed across multiple integrated circuits. Alternatively, the processing system 100 may be implemented with discrete components, or any combinations of discrete circuits and integrated circuit. Those skilled in the art will recognize how best to implement the processing system 100 for each particular application.
- the processing system 100 is shown with multiple processors 102a- 102c in communication with multiple memory devices 104a- 104c over a bus 106.
- the actual number of processors and memory devices required for any particular application may vary depending on the computational power required and the overall design constraints.
- a bus interconnect 108 may be used to manage bus transactions between the processors 102a-102c and memory devices 104a-104c using point-to-point switching connections, fri at least one embodiment of the bus interconnect 108, multiple direct links may be provide to allow several bus transactions to occur simultaneously.
- the bus interconnect 108 may be configured to support a shared bus arrangement.
- Each processor 102a-102c may be implemented as any type of bus mastering device including, by way of example, a general purpose processor, a digital signal processor (DSP), application specific integrated circuit (ASIC), a field programmable gate array (FPGA) or other programmable logic, discrete gate or transistor logic, discrete hardware components, or any other processing entity or arrangement.
- DSP digital signal processor
- ASIC application specific integrated circuit
- FPGA field programmable gate array
- One or more of the processors 102a- 102c may be configured to execute instructions under control of an operating system or other software. The instructions may reside in one or more of the memory devices 104a-104c. Data may also be stored in the memory devices 104a-104c, and retrieved by the processors 102a-102c to execute certain instructions.
- Each memory device 104a- 104c may include a memory controller (not shown) and a storage medium (not shown).
- the storage medium may include RAM memory, DRAM memory, SDRAM memory, flash memory, ROM memory, PROM memory, EPROM memory, EEPROM memory, CD- ROM, DVD, registers, hard disk drive, a removable disk, or any other suitable storage medium.
- Each processor 102a- 102c may be provided with a dedicated channel 106a- 106c on the bus 106 for communicating with the bus interconnect 108.
- the bus interconnect 108 may use a dedicated channel 106d-106f on the bus to communicate with each memory device 104a- 104c.
- a first processor 102a can access a target memory device 104b by sending a memory access request over its dedicated channel 106a on the bus 106.
- the bus interconnect 108 determines the target memory device 104b from the address of the memory access request and forwards the request to the target memory device 104b over the appropriate channel 106e on the bus 106.
- a "memory access request" may be a write request, a read request, or any other bus related request.
- An originating processor 102a- 102c may issue a write request to a target memory device 104a- 104c by placing the appropriate address with the payload on the bus 106 and asserting a write enable signal.
- An originating processor 102a- 102c may issue a read request to a target memory device 104a- 104c by placing the appropriate address on the bus 106 and asserting a read enable signal.
- the target memory device 104a- 104c will send the payload back to the originating processor 102a- 102c.
- the processors 102a- 102c may transmit a "memory attribute" with each memory access request.
- the "memory attribute" may be any parameter that describes the nature of the memory access request.
- the memory attribute may be transmitted with the address over the address channel. Alternatively, the memory attribute may be transmitted using sideband signaling or some other methodology.
- the memory attribute may be used to indicate whether or not the memory access request is strongly-ordered. A "strongly-ordered" request refers to a memory access request that cannot be executed out of order.
- the bus interconnect 108 may be used to monitor the memory attribute for each memory access request from the processors 102a- 102c. If a memory attribute indicates a strongly-ordered memory access request, the bus interconnect 108 may enforce an ordering constraint on that request.
- a memory access request from a first processor 102a to a target memory device 104a may include a memory attribute.
- the bus interconnect 108 may be used to determine from the memory attribute whether the request is strongly-ordered. If the bus interconnect 108 determines that the request is strongly-ordered, it sends a memory barrier to every memory device 104b and 104c that the first processor 102a is capable of accessing, other than the target memory device 104a.
- the bus interconnect 108 also sends the memory access request to the target memory 104a without a memory barrier because the target memory device 104a will implicitly handle it as a strongly-ordered request due to the memory attribute associated with the memory access request.
- FIG. 2 is a functional block diagram illustrating an example of a bus interconnect in a weakly-ordered processing system.
- the manner in which the bus interconnect is actually implemented will depend on the particular application and the design constraints imposed on the overall system. Those skilled in the art will recognize the interchangeability of various designs, and how best to implement the functionality described herein for each particular application.
- a bus register 202 may be used to receive and store information from the bus 106.
- the bus register 202 may be any type of storage device such as a first-in-first-out (FIFO) memory, or other suitable storage device.
- FIFO first-in-first-out
- the information received and stored by the bus register 202 may be any bus related information, but typically includes the address and memory attribute for each memory access request, and in the case of a write request, the payload.
- the address for each memory access request is also provided to a decoder 204.
- the decoder 204 may be used to determine the target memory device for each memory access request in the bus register 202. This determination is used to generate a signal 205 which controls a bus switch 206.
- the bus switch 206 is used to demultiplex each memory access request in the bus register 202 to the appropriate channel of the bus 106 for its target memory device.
- a controller 208 may be used to control the timing of memory access requests released from the bus register 202.
- FIG. 3 is a functional block diagram illustrating an example of a controller in a bus interconnect for a weakly-ordered processing system.
- the controller 208 is primarily responsible for enforcing ordering constraints on memory operations based on a signal 209 it receives from the decoder 204.
- the signal 209 includes information relating to the memory attribute for each memory access request, which may be stored in a first register 302.
- the signal 209 also includes information that identifies each memory device, other than the target memory device, that the originating processor is capable of accessing.
- the particular memory devices accessible by each processor are preconfigured during the design stage, and therefore, can be programmed or hard wired into the decoder.
- a second register 304 may be used to store this data.
- the first and second registers 302, 304 may be separate registers as shown in FIG. 3, or alternatively a single register. Li some embodiments of the controller 208, the information from the decoder 204 may be stored in registers shared with other bus interconnect functions. Each register may be a FIFO or any other suitable storage medium.
- the controller 208 enforces ordering constraints on memory operations by controlling the timing of memory access requests released from the bus register 202.
- the process will first be described in connection with a memory attribute which indicates a that strongly-ordered memory access request is ready to be released from the bus register 202.
- the memory attribute is provided by the first register 302 to a memory barrier generator 306 as an enabling signal.
- the data stored in the second register 304 is provided to the input of the memory barrier generator 306.
- the data stored in the second register 304 includes data that identifies each memory device, other than the target memory device, that the originating processor is capable of accessing.
- each memory barrier may be provided to the appropriate memory device by issuing a bus command with an attribute identifying the originating processor which initiated the strongly-ordered request.
- the memory barriers may be provided to the appropriate memory devices using sideband signaling, or by other suitable means.
- Logic 308 in the controller 208 may be used to monitor feedback from the memory devices for memory barrier acknowledgements.
- a "memory barrier acknowledgement" is a signal from a memory device indicating that every memory access request received by that memory device from the originating processor issuing the strongly-ordered request that precedes the memory barrier will be computed before the completion of any subsequent memory access request from the originating processor.
- the data from the second register 304 is used by the logic 308 to determine which memory devices need to be monitored for memory barrier acknowledgements.
- the logic 308 determines that all memory barrier acknowledgements have been received, it generates a trigger that is used to release the corresponding memory access request from the bus register 202 via a first connection 211.
- the memory attribute from the first register 302 is provided to the select input of a multiplexer 310.
- the multiplexer 310 is used to couple the trigger generated by the logic 308 to the bus register 202 when the memory attribute indicates that the memory access request is strongly-ordered.
- the trigger output from the multiplexer 310 is also coupled to the decoder to synchronize the timing of the bus switch 206 via a second connection 210 (see FIG. 2).
- a second multiplexer 312 in the controller 208 may be used to delay the release of data from the first and second registers 302, 304 until a memory access acknowledgement is received from the target memory device when a memory attribute indicating a strongly-ordered request is applied to the select input.
- the memory attribute included in the memory access request enforces an ordering constraint on the target memory device. Namely, the target memory device executes all outstanding memory access requests issued by the originating processor before executing the strongly- ordered memory access request. A memory access acknowledgement is generated by the target memory device following the execution of the strongly-ordered request.
- the memory access acknowledgement is fed back to the multiplexer 312 in the controller 208, where it is used generate a trigger to release new data from the first and second register 302, 304 corresponding to the next memory access request in the bus register 202. If the new data includes a memory attribute indicating that the corresponding memory access request in the bus register 202 is strongly-ordered, then the same process is repeated. Otherwise, the memory access request can be released immediately from the bus register 202.
- the controller 208 is configured to immediately release a memory access request from the bus register 202 when the corresponding memory attribute in the first register 302 indicates that the request is weakly-ordered. In that case, the memory attribute is used to disable the memory barrier generator 306. In addition, the memory attribute forces the multiplexer 310 into a state which couples an internally generated trigger to the bus register 202 to release the memory access request via the first connection 211. The memory access request is released from the bus register 202 and coupled to the target memory device through the bus switch 206 (see FIG. 2). The data corresponding to the next memory access request is then released from the first and second registers 302, 304 by an internally generated trigger output from the second multiplexer 312 in the controller 208.
- FIG. 4 is a functional block diagram illustrating another example of a controller in a bus interconnect for a weakly-ordered processing system.
- a strongly-ordered memory access request is released from the bus register 202 by the controller 208 at the same time the memory barriers are provided to the appropriate memory devices.
- a memory attribute for a memory access request in the bus register 202 is provided by the first register 302 to the memory barrier generator 306. If the memory attribute indicates that the corresponding memory access request is strongly-ordered, then the memory barrier generator 306 is enabled. When the memory barrier generator 306 is enabled, the data in the second register 304 is used to generate a memory barrier for each memory device accessible by the originating processor, other than the target memory device.
- logic 314 in the controller 208 may be used to prevent subsequent memory access requests from being released from the bus register 202 until the strongly-ordered request is executed by the target memory device.
- a delay 316 may be used to allow an internally generated trigger to release the strongly-ordered memory request from the bus register 202 before the trigger is gated off by the memory attribute. Li this way, the memory access request can be provided to the target memory device concurrently with the memory barriers for the other memory devices accessible by the originating processor.
- Logic 318 may be used to monitor feedback from the target memory device for the memory access acknowledgement, and the other memory devices accessible by the originating processor for the memory barrier acknowledgements.
- the data from the second register 304 is used by the logic 318 to determine which memory devices need to be monitored for memory barrier acknowledgements.
- the logic 318 determines that the various acknowledgements have been received, it generates a trigger to release new data from the first and second registers 302, 304 corresponding to the next memory access request in the bus register 202.
- the trigger is coupled through a multiplexer 320 which is forced into the appropriate state by the memory attribute from the first register 202.
- the new data includes a memory attribute indicating that the corresponding memory access in the bus register 202 is strongly-ordered, then the same process is repeated. Otherwise, the memory access request can be released immediately from the bus register 202 with an internally generated trigger via the logic 314. An internally generated trigger may also be coupled through the multiplexer 320 to release the data from the first and second registers 302, 304 for the next memory access request in the bus register 202.
Abstract
Description
Claims
Priority Applications (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP06739776.0A EP1861786B1 (en) | 2005-03-23 | 2006-03-23 | Enforcing strongly-ordered requests in a weakly-ordered processing system |
JP2008503288A JP4824748B2 (en) | 2005-03-23 | 2006-03-23 | Enforcing strongly ordered requests in weakly ordered processing systems |
CN2006800166617A CN101176083B (en) | 2005-03-23 | 2006-03-23 | Enforcing strongly-ordered requests in a weakly-ordered processing system |
CA2601639A CA2601639C (en) | 2005-03-23 | 2006-03-23 | Enforcing strongly-ordered requests in a weakly-ordered processing system |
KR1020077024336A KR101185623B1 (en) | 2005-03-23 | 2006-03-23 | Enforcing strongly ordered requests in a weakly-ordered processing system |
IL186001A IL186001A (en) | 2005-03-23 | 2007-09-17 | Enforcing strongly-ordered requests in a weakly-ordered processing system |
HK08109405.2A HK1114201A1 (en) | 2005-03-23 | 2008-08-25 | Bus interconnect, weakly-ordered processing system and method for enforcing strongly-ordered requests in a weakly-ordered processing system |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US66474905P | 2005-03-23 | 2005-03-23 | |
US60/664,749 | 2005-03-23 | ||
US11/253,307 US9026744B2 (en) | 2005-03-23 | 2005-10-19 | Enforcing strongly-ordered requests in a weakly-ordered processing |
US11/253,307 | 2005-10-19 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2006102667A2 true WO2006102667A2 (en) | 2006-09-28 |
WO2006102667A3 WO2006102667A3 (en) | 2007-02-22 |
Family
ID=36754824
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2006/011174 WO2006102667A2 (en) | 2005-03-23 | 2006-03-23 | Enforcing strongly-ordered requests in a weakly-ordered processing system |
Country Status (11)
Country | Link |
---|---|
US (1) | US9026744B2 (en) |
EP (1) | EP1861786B1 (en) |
JP (1) | JP4824748B2 (en) |
KR (2) | KR101185623B1 (en) |
CN (1) | CN101176083B (en) |
CA (1) | CA2601639C (en) |
HK (1) | HK1114201A1 (en) |
IL (1) | IL186001A (en) |
RU (1) | RU2405194C2 (en) |
TW (1) | TWI401568B (en) |
WO (1) | WO2006102667A2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2010530571A (en) * | 2007-06-01 | 2010-09-09 | クゥアルコム・インコーポレイテッド | Memory barrier directed to the device |
GB2474533A (en) * | 2009-10-13 | 2011-04-20 | Advanced Risc Mach Ltd | Barrier requests to maintain transaction order in an interconnect with multiple paths |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7237098B2 (en) * | 2003-09-08 | 2007-06-26 | Ip-First, Llc | Apparatus and method for selectively overriding return stack prediction in response to detection of non-standard return sequence |
US7500045B2 (en) * | 2005-03-23 | 2009-03-03 | Qualcomm Incorporated | Minimizing memory barriers when enforcing strongly-ordered requests in a weakly-ordered processing system |
US7917676B2 (en) * | 2006-03-10 | 2011-03-29 | Qualcomm, Incorporated | Efficient execution of memory barrier bus commands with order constrained memory accesses |
US7783817B2 (en) * | 2006-08-31 | 2010-08-24 | Qualcomm Incorporated | Method and apparatus for conditional broadcast of barrier operations |
US8352682B2 (en) * | 2009-05-26 | 2013-01-08 | Qualcomm Incorporated | Methods and apparatus for issuing memory barrier commands in a weakly ordered storage system |
US8782356B2 (en) * | 2011-12-09 | 2014-07-15 | Qualcomm Incorporated | Auto-ordering of strongly ordered, device, and exclusive transactions across multiple memory regions |
US9383995B2 (en) | 2013-01-25 | 2016-07-05 | Apple Inc. | Load ordering in a weakly-ordered processor |
US9594713B2 (en) | 2014-09-12 | 2017-03-14 | Qualcomm Incorporated | Bridging strongly ordered write transactions to devices in weakly ordered domains, and related apparatuses, methods, and computer-readable media |
JP6356624B2 (en) * | 2015-03-23 | 2018-07-11 | 東芝メモリ株式会社 | Memory device and information processing apparatus |
US10534540B2 (en) * | 2016-06-06 | 2020-01-14 | Micron Technology, Inc. | Memory protocol |
JP6944107B2 (en) * | 2017-07-11 | 2021-10-06 | 富士通株式会社 | Information processing equipment, information processing systems and programs |
US10877888B2 (en) | 2018-09-07 | 2020-12-29 | Apple Inc. | Systems and methods for providing distributed global ordering |
US11055130B2 (en) | 2019-09-15 | 2021-07-06 | Mellanox Technologies, Ltd. | Task completion system |
US11822973B2 (en) | 2019-09-16 | 2023-11-21 | Mellanox Technologies, Ltd. | Operation fencing system |
US11054998B1 (en) | 2019-12-12 | 2021-07-06 | Facebook, Inc. | High bandwidth memory system with distributed request broadcasting masters |
WO2022205130A1 (en) * | 2021-03-31 | 2022-10-06 | 华为技术有限公司 | Method for executing read-write operation, and soc chip |
JP7349045B1 (en) | 2023-07-05 | 2023-09-21 | 正美 柏田 | Retrofit roll cutter |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04190435A (en) * | 1990-11-26 | 1992-07-08 | Hitachi Ltd | Memory access order guarantee method for multiprocessor system |
US6038646A (en) * | 1998-01-23 | 2000-03-14 | Sun Microsystems, Inc. | Method and apparatus for enforcing ordered execution of reads and writes across a memory interface |
US6088771A (en) * | 1997-10-24 | 2000-07-11 | Digital Equipment Corporation | Mechanism for reducing latency of memory barrier operations on a multiprocessor system |
US6385705B1 (en) * | 1998-12-23 | 2002-05-07 | Advanced Micro Devices, Inc. | Circuit and method for maintaining order of memory access requests initiated by devices in a multiprocessor system |
US20030131175A1 (en) * | 2001-12-24 | 2003-07-10 | Heynemann Tom A. | Method and apparatus for ensuring multi-threaded transaction ordering in a strongly ordered computer interconnect |
US6609192B1 (en) * | 2000-06-06 | 2003-08-19 | International Business Machines Corporation | System and method for asynchronously overlapping storage barrier operations with old and new storage operations |
Family Cites Families (35)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5664124A (en) | 1994-11-30 | 1997-09-02 | International Business Machines Corporation | Bridge between two buses of a computer system that latches signals from the bus for use on the bridge and responds according to the bus protocols |
AU6334496A (en) | 1995-06-15 | 1997-01-15 | Intel Corporation | Architecture for an i/o processor that integrates a pci to pci bridge |
US5778438A (en) * | 1995-12-06 | 1998-07-07 | Intel Corporation | Method and apparatus for maintaining cache coherency in a computer system with a highly pipelined bus and multiple conflicting snoop requests |
US5893165A (en) * | 1996-07-01 | 1999-04-06 | Sun Microsystems, Inc. | System and method for parallel execution of memory transactions using multiple memory models, including SSO, TSO, PSO and RMO |
US6047334A (en) * | 1997-06-17 | 2000-04-04 | Intel Corporation | System for delaying dequeue of commands received prior to fence command until commands received before fence command are ordered for execution in a fixed sequence |
US6370632B1 (en) * | 1997-11-18 | 2002-04-09 | Intrinsity, Inc. | Method and apparatus that enforces a regional memory model in hierarchical memory systems |
JPH11167557A (en) | 1997-12-02 | 1999-06-22 | Hitachi Ltd | Shared memory access sequence assurance method and multiprocessor system |
US6247102B1 (en) * | 1998-03-25 | 2001-06-12 | Compaq Computer Corporation | Computer system employing memory controller and bridge interface permitting concurrent operation |
US6073210A (en) * | 1998-03-31 | 2000-06-06 | Intel Corporation | Synchronization of weakly ordered write combining operations using a fencing mechanism |
US6816934B2 (en) * | 2000-12-22 | 2004-11-09 | Hewlett-Packard Development Company, L.P. | Computer system with registered peripheral component interconnect device for processing extended commands and attributes according to a registered peripheral component interconnect protocol |
JP2000181891A (en) | 1998-12-18 | 2000-06-30 | Hitachi Ltd | Shared memory access sequence assurance system |
JP3235578B2 (en) | 1998-12-24 | 2001-12-04 | 日本電気株式会社 | Memory access control method |
US6542921B1 (en) | 1999-07-08 | 2003-04-01 | Intel Corporation | Method and apparatus for controlling the processing priority between multiple threads in a multithreaded processor |
US6275913B1 (en) * | 1999-10-15 | 2001-08-14 | Micron Technology, Inc. | Method for preserving memory request ordering across multiple memory controllers |
US6708269B1 (en) * | 1999-12-30 | 2004-03-16 | Intel Corporation | Method and apparatus for multi-mode fencing in a microprocessor system |
US6963967B1 (en) * | 2000-06-06 | 2005-11-08 | International Business Machines Corporation | System and method for enabling weak consistent storage advantage to a firmly consistent storage architecture |
FR2816593B1 (en) * | 2000-11-16 | 2003-07-25 | Catherine Dumouchel | TRANSPORT PALLET |
CN1537275A (en) * | 2001-02-24 | 2004-10-13 | �Ҵ���˾ | Low waiting time storage system access |
JP3999943B2 (en) | 2001-03-13 | 2007-10-31 | 株式会社東芝 | Multi-bank access control device and multi-bank access control method |
US7398376B2 (en) * | 2001-03-23 | 2008-07-08 | International Business Machines Corporation | Instructions for ordering execution in pipelined processes |
US6996812B2 (en) * | 2001-06-18 | 2006-02-07 | International Business Machines Corporation | Software implementation of synchronous memory barriers |
CN100367254C (en) * | 2001-08-24 | 2008-02-06 | 英特尔公司 | A general input/output architecture, protocol and related methods to support legacy interrupts |
US20030145136A1 (en) | 2002-01-31 | 2003-07-31 | Tierney Gregory E. | Method and apparatus for implementing a relaxed ordering model in a computer system |
US6976115B2 (en) * | 2002-03-28 | 2005-12-13 | Intel Corporation | Peer-to-peer bus segment bridging |
US6816946B2 (en) | 2002-07-01 | 2004-11-09 | Sony Computer Entertainment, Inc. | Methods and apparatus for controlling a cache memory |
US7155572B2 (en) | 2003-01-27 | 2006-12-26 | Advanced Micro Devices, Inc. | Method and apparatus for injecting write data into a cache |
US7490218B2 (en) * | 2004-01-22 | 2009-02-10 | University Of Washington | Building a wavecache |
WO2005121948A1 (en) * | 2004-06-02 | 2005-12-22 | Sun Microsystems, Inc. | Method and apparatus for enforcing membar instruction semantics in an execute-ahead processor |
US7644409B2 (en) * | 2004-06-04 | 2010-01-05 | Sun Microsystems, Inc. | Techniques for accessing a shared resource using an improved synchronization mechanism |
US7725618B2 (en) * | 2004-07-29 | 2010-05-25 | International Business Machines Corporation | Memory barriers primitives in an asymmetric heterogeneous multiprocessor environment |
US7454570B2 (en) * | 2004-12-07 | 2008-11-18 | International Business Machines Corporation | Efficient memory update process for on-the-fly instruction translation for well behaved applications executing on a weakly-ordered processor |
US7500045B2 (en) * | 2005-03-23 | 2009-03-03 | Qualcomm Incorporated | Minimizing memory barriers when enforcing strongly-ordered requests in a weakly-ordered processing system |
US7917676B2 (en) | 2006-03-10 | 2011-03-29 | Qualcomm, Incorporated | Efficient execution of memory barrier bus commands with order constrained memory accesses |
US7783817B2 (en) * | 2006-08-31 | 2010-08-24 | Qualcomm Incorporated | Method and apparatus for conditional broadcast of barrier operations |
JP2009269935A (en) | 2008-04-30 | 2009-11-19 | Sumitomo Metal Mining Co Ltd | Silver film having golden metallic luster |
-
2005
- 2005-10-19 US US11/253,307 patent/US9026744B2/en active Active
-
2006
- 2006-03-17 TW TW095109110A patent/TWI401568B/en not_active IP Right Cessation
- 2006-03-23 KR KR1020077024336A patent/KR101185623B1/en not_active IP Right Cessation
- 2006-03-23 RU RU2007139101/08A patent/RU2405194C2/en not_active IP Right Cessation
- 2006-03-23 CA CA2601639A patent/CA2601639C/en not_active Expired - Fee Related
- 2006-03-23 JP JP2008503288A patent/JP4824748B2/en not_active Expired - Fee Related
- 2006-03-23 CN CN2006800166617A patent/CN101176083B/en active Active
- 2006-03-23 EP EP06739776.0A patent/EP1861786B1/en active Active
- 2006-03-23 WO PCT/US2006/011174 patent/WO2006102667A2/en active Application Filing
- 2006-03-23 KR KR1020127021776A patent/KR20120107016A/en not_active Application Discontinuation
-
2007
- 2007-09-17 IL IL186001A patent/IL186001A/en active IP Right Grant
-
2008
- 2008-08-25 HK HK08109405.2A patent/HK1114201A1/en not_active IP Right Cessation
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04190435A (en) * | 1990-11-26 | 1992-07-08 | Hitachi Ltd | Memory access order guarantee method for multiprocessor system |
US6088771A (en) * | 1997-10-24 | 2000-07-11 | Digital Equipment Corporation | Mechanism for reducing latency of memory barrier operations on a multiprocessor system |
US6038646A (en) * | 1998-01-23 | 2000-03-14 | Sun Microsystems, Inc. | Method and apparatus for enforcing ordered execution of reads and writes across a memory interface |
US6385705B1 (en) * | 1998-12-23 | 2002-05-07 | Advanced Micro Devices, Inc. | Circuit and method for maintaining order of memory access requests initiated by devices in a multiprocessor system |
US6609192B1 (en) * | 2000-06-06 | 2003-08-19 | International Business Machines Corporation | System and method for asynchronously overlapping storage barrier operations with old and new storage operations |
US20030131175A1 (en) * | 2001-12-24 | 2003-07-10 | Heynemann Tom A. | Method and apparatus for ensuring multi-threaded transaction ordering in a strongly ordered computer interconnect |
Non-Patent Citations (1)
Title |
---|
PATENT ABSTRACTS OF JAPAN vol. 016, no. 516 (P-1443), 23 October 1992 (1992-10-23) & JP 04 190435 A (HITACHI LTD), 8 July 1992 (1992-07-08) * |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2010530571A (en) * | 2007-06-01 | 2010-09-09 | クゥアルコム・インコーポレイテッド | Memory barrier directed to the device |
JP2013242876A (en) * | 2007-06-01 | 2013-12-05 | Qualcomm Inc | Device-directed memory barriers |
GB2474533A (en) * | 2009-10-13 | 2011-04-20 | Advanced Risc Mach Ltd | Barrier requests to maintain transaction order in an interconnect with multiple paths |
US8463966B2 (en) | 2009-10-13 | 2013-06-11 | Arm Limited | Synchronising activities of various components in a distributed system |
US8601167B2 (en) | 2009-10-13 | 2013-12-03 | Arm Limited | Maintaining required ordering of transaction requests in interconnects using barriers and hazard checks |
US8607006B2 (en) | 2009-10-13 | 2013-12-10 | Arm Limited | Barrier transactions in interconnects |
US8732400B2 (en) | 2009-10-13 | 2014-05-20 | Arm Limited | Data store maintenance requests in interconnects |
US8856408B2 (en) | 2009-10-13 | 2014-10-07 | Arm Limited | Reduced latency barrier transaction requests in interconnects |
US9477623B2 (en) | 2009-10-13 | 2016-10-25 | Arm Limited | Barrier transactions in interconnects |
Also Published As
Publication number | Publication date |
---|---|
EP1861786A2 (en) | 2007-12-05 |
JP4824748B2 (en) | 2011-11-30 |
TW200703003A (en) | 2007-01-16 |
WO2006102667A3 (en) | 2007-02-22 |
IL186001A (en) | 2015-07-30 |
KR101185623B1 (en) | 2012-09-24 |
KR20070116907A (en) | 2007-12-11 |
US20060218358A1 (en) | 2006-09-28 |
RU2405194C2 (en) | 2010-11-27 |
TWI401568B (en) | 2013-07-11 |
RU2007139101A (en) | 2009-04-27 |
IL186001A0 (en) | 2008-01-20 |
CN101176083A (en) | 2008-05-07 |
HK1114201A1 (en) | 2008-10-24 |
KR20120107016A (en) | 2012-09-27 |
CA2601639A1 (en) | 2006-09-28 |
JP2008535068A (en) | 2008-08-28 |
CA2601639C (en) | 2015-12-15 |
CN101176083B (en) | 2012-11-21 |
EP1861786B1 (en) | 2015-12-02 |
US9026744B2 (en) | 2015-05-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9026744B2 (en) | Enforcing strongly-ordered requests in a weakly-ordered processing | |
US7500045B2 (en) | Minimizing memory barriers when enforcing strongly-ordered requests in a weakly-ordered processing system | |
KR100987210B1 (en) | Efficient execution of memory barrier bus commands with order constrained memory accesses | |
US20080034146A1 (en) | Systems and Methods for Transactions Between Processor and Memory | |
JP2008047116A (en) | Flexible control for data transfer between input/output device and memory | |
EP2062147B1 (en) | Method and apparatus for conditional broadcast of barrier operations | |
KR102106541B1 (en) | Method for arbitrating shared resource access and shared resource access arbitration apparatus and shared resource apparatus access arbitration system for performing the same | |
US8793421B2 (en) | Queue arbitration using non-stalling request indication | |
WO2006036798A2 (en) | Efficient multi-bank memory queuing system | |
TWI801581B (en) | Interrupt controller and its related apparatus and method | |
US6735677B1 (en) | Parameterizable queued memory access system | |
US20100125687A1 (en) | System having processor and i/o controller | |
EP1416393B1 (en) | Processor interface having a stream register and a FIFO | |
JP2006119982A (en) | Computer system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 200680016661.7 Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
ENP | Entry into the national phase |
Ref document number: 2601639 Country of ref document: CA |
|
WWE | Wipo information: entry into national phase |
Ref document number: 186001 Country of ref document: IL |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2006739776 Country of ref document: EP |
|
ENP | Entry into the national phase |
Ref document number: 2008503288 Country of ref document: JP Kind code of ref document: A |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1604/MUMNP/2007 Country of ref document: IN |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2007139101 Country of ref document: RU Ref document number: 1020077024336 Country of ref document: KR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020127021776 Country of ref document: KR |