WO2006059775A3 - Dynamically reconfigurable processor - Google Patents

Dynamically reconfigurable processor Download PDF

Info

Publication number
WO2006059775A3
WO2006059775A3 PCT/JP2005/022401 JP2005022401W WO2006059775A3 WO 2006059775 A3 WO2006059775 A3 WO 2006059775A3 JP 2005022401 W JP2005022401 W JP 2005022401W WO 2006059775 A3 WO2006059775 A3 WO 2006059775A3
Authority
WO
WIPO (PCT)
Prior art keywords
logic circuit
disclosed
configuration information
circuit configuration
reconfigurable processor
Prior art date
Application number
PCT/JP2005/022401
Other languages
French (fr)
Other versions
WO2006059775A2 (en
Inventor
Kazuaki Murakami
Makoto Shuto
Lovic Gauthier
Takuma Matsuo
Tetsuya Hasebe
Shuichi Kikuchi
Original Assignee
Tokyo Electron Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US11/267,026 external-priority patent/US20060242385A1/en
Priority claimed from JP2005338457A external-priority patent/JP4390211B2/en
Application filed by Tokyo Electron Ltd filed Critical Tokyo Electron Ltd
Priority to EP05814535A priority Critical patent/EP1836601A2/en
Publication of WO2006059775A2 publication Critical patent/WO2006059775A2/en
Publication of WO2006059775A3 publication Critical patent/WO2006059775A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30181—Instruction operation extension or modification
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7867—Architectures of general purpose stored program computers comprising a single central processing unit with reconfigurable architecture
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/34—Circuit design for reconfigurable circuits, e.g. field programmable gate arrays [FPGA] or programmable logic devices [PLD]
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components

Abstract

Disclosed is a technology of generating an instruction set architecture (hereinafter, referred to as ‘ISA’) and a series of logic circuit configuration information of a processor for executing an application program from an application program described in a high-level language. The present invention also relates to a custom LSI development platform technology which can design, develop, and manufacture the application specific custom LSI in a short time by applying the generated ISA and logic circuit configuration information to a dynamic logic circuit reconfigurable processor. Furthermore, disclosed is a dynamically reconfigurable processor, which is reconfigurable using the generated logic circuit configuration information. Associated methods are also disclosed.
PCT/JP2005/022401 2004-11-30 2005-11-30 Dynamically reconfigurable processor WO2006059775A2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP05814535A EP1836601A2 (en) 2004-11-30 2005-11-30 Dynamically reconfigurable processor

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
JP2004345400 2004-11-30
JP2004-345400 2004-11-30
US11/267,026 2005-11-04
US11/267,026 US20060242385A1 (en) 2004-11-30 2005-11-04 Dynamically reconfigurable processor
JP2005338457A JP4390211B2 (en) 2004-11-30 2005-11-24 Custom LSI development platform, instruction set architecture, logic circuit configuration information generation method, and program
JP2005-338457 2005-11-24

Publications (2)

Publication Number Publication Date
WO2006059775A2 WO2006059775A2 (en) 2006-06-08
WO2006059775A3 true WO2006059775A3 (en) 2006-08-17

Family

ID=35705273

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2005/022401 WO2006059775A2 (en) 2004-11-30 2005-11-30 Dynamically reconfigurable processor

Country Status (3)

Country Link
EP (1) EP1836601A2 (en)
KR (1) KR20070097051A (en)
WO (1) WO2006059775A2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9379706B2 (en) 2012-05-02 2016-06-28 Semiconductor Energy Laboratory Co., Ltd. Programmable logic device

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7073069B1 (en) * 1999-05-07 2006-07-04 Infineon Technologies Ag Apparatus and method for a programmable security processor
KR102025694B1 (en) * 2012-09-07 2019-09-27 삼성전자 주식회사 Method for verification of reconfigurable processor
KR102032895B1 (en) 2013-01-28 2019-11-08 삼성전자주식회사 Apparatus and method for sharing functional logic between functional units, and reconfigurable processor
US10445092B2 (en) * 2014-12-27 2019-10-15 Intel Corporation Method and apparatus for performing a vector permute with an index and an immediate

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5752035A (en) * 1995-04-05 1998-05-12 Xilinx, Inc. Method for compiling and executing programs for reprogrammable instruction set accelerator
US5933642A (en) * 1995-04-17 1999-08-03 Ricoh Corporation Compiling system and method for reconfigurable computing
US5966534A (en) * 1997-06-27 1999-10-12 Cooke; Laurence H. Method for compiling high level programming languages into an integrated processor with reconfigurable logic
US6182206B1 (en) * 1995-04-17 2001-01-30 Ricoh Corporation Dynamically reconfigurable computing using a processing unit having changeable internal hardware organization

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5752035A (en) * 1995-04-05 1998-05-12 Xilinx, Inc. Method for compiling and executing programs for reprogrammable instruction set accelerator
US5933642A (en) * 1995-04-17 1999-08-03 Ricoh Corporation Compiling system and method for reconfigurable computing
US6182206B1 (en) * 1995-04-17 2001-01-30 Ricoh Corporation Dynamically reconfigurable computing using a processing unit having changeable internal hardware organization
US5966534A (en) * 1997-06-27 1999-10-12 Cooke; Laurence H. Method for compiling high level programming languages into an integrated processor with reconfigurable logic

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9379706B2 (en) 2012-05-02 2016-06-28 Semiconductor Energy Laboratory Co., Ltd. Programmable logic device

Also Published As

Publication number Publication date
WO2006059775A2 (en) 2006-06-08
KR20070097051A (en) 2007-10-02
EP1836601A2 (en) 2007-09-26

Similar Documents

Publication Publication Date Title
TW200617703A (en) Dynamically reconfigurable processor
WO2006044235A3 (en) Source code translator
WO2007078913A3 (en) Cross-architecture execution optimization
WO2005114235A3 (en) Method and structure to develop a test program for semiconductor integrated circuits
WO2006059775A3 (en) Dynamically reconfigurable processor
WO2008033344A3 (en) Hardware definition language generation for frame-based processing
WO2005122042A3 (en) Method and system for generating medical narrative
WO2006039710A3 (en) Computer-based tool and method for designing an electronic circuit and related system and library for same
TW200630890A (en) End user data activation
WO2006032846A3 (en) Computer games localisation
WO2015015225A3 (en) Software development tool
WO2007095552A3 (en) System and method for generating and executing a platform emulation based on a selected application
WO2004036340A3 (en) A method, a language and a system for the definition and implementation of software solutions
JP2004287444A5 (en)
WO2006095365A3 (en) A system and method of defining a hierarchical datamodel and related computation and instruction rules using spreadsheet like user interface
SG135201A1 (en) System and method for executing wireless applications using common ui components from a ui repository
TW200620109A (en) Architecture and method of a cellular phone embedded system
Frangieh et al. A design assembly framework for FPGA back-end acceleration
ATE542577T1 (en) CONTROL OF MULTIPLE DEVICES
Verma et al. EXTREM-EDGE—EXtensions To RISC-V for Energy-efficient ML inference at the EDGE of IoT
DE602005011650D1 (en) IMPROVING THE REPUBLIC OF DIALOGUE SYSTEMS
US8532974B2 (en) Developing system and method for optimizing the energy consumption of an application program for a digital signal processor
WO2003032157A1 (en) Compiler
US8621444B2 (en) Retargetable instruction set simulators
JP5360506B2 (en) Multi-core programming system, method and program

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS KE KG KM KN KP KR KZ LC LK LR LS LT LU LV LY MA MD MG MK MN MW MX MZ NA NG NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU LV MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DPE1 Request for preliminary examination filed after expiration of 19th month from priority date (pct application filed from 20040101)
WWE Wipo information: entry into national phase

Ref document number: 4076/DELNP/2007

Country of ref document: IN

NENP Non-entry into the national phase

Ref country code: DE

WWE Wipo information: entry into national phase

Ref document number: 2005814535

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 1020077014815

Country of ref document: KR

WWE Wipo information: entry into national phase

Ref document number: 200580047476.X

Country of ref document: CN

WWP Wipo information: published in national office

Ref document number: 2005814535

Country of ref document: EP