WO2006053069A3 - Low-k dielectric layer formed from aluminosilicate precursors - Google Patents
Low-k dielectric layer formed from aluminosilicate precursors Download PDFInfo
- Publication number
- WO2006053069A3 WO2006053069A3 PCT/US2005/040635 US2005040635W WO2006053069A3 WO 2006053069 A3 WO2006053069 A3 WO 2006053069A3 US 2005040635 W US2005040635 W US 2005040635W WO 2006053069 A3 WO2006053069 A3 WO 2006053069A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- low
- dielectric layer
- layer formed
- aluminosilicate precursors
- aluminosilicate
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/22—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
- C23C16/30—Deposition of compounds, mixtures or solid solutions, e.g. borides, carbides, nitrides
- C23C16/40—Oxides
- C23C16/401—Oxides containing silicon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02142—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing silicon and at least one metal element, e.g. metal silicate based insulators or metal silicon oxynitrides
- H01L21/02145—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing silicon and at least one metal element, e.g. metal silicate based insulators or metal silicon oxynitrides the material containing aluminium, e.g. AlSiOx
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02203—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being porous
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02205—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition
- H01L21/02208—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si
- H01L21/02214—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si the compound comprising silicon and oxygen
- H01L21/02216—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si the compound comprising silicon and oxygen the compound being a molecule comprising at least one silicon-oxygen bond and the compound having hydrogen or an organic group attached to the silicon or oxygen, e.g. a siloxane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
- H01L21/02274—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/312—Organic layers, e.g. photoresist
- H01L21/3121—Layers comprising organo-silicon compounds
- H01L21/3122—Layers comprising organo-silicon compounds layers comprising polysiloxane compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76822—Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc.
- H01L21/76825—Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc. by exposing the layer to particle radiation, e.g. ion implantation, irradiation with UV light or electrons etc.
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76822—Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc.
- H01L21/76828—Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc. thermal treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/5329—Insulating materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Plasma & Fusion (AREA)
- General Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Mechanical Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Spectroscopy & Molecular Physics (AREA)
- Inorganic Chemistry (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Formation Of Insulating Films (AREA)
- Chemical Vapour Deposition (AREA)
- Silicates, Zeolites, And Molecular Sieves (AREA)
Abstract
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2007540195A JP2008519459A (en) | 2004-11-08 | 2005-11-08 | Low-k dielectric layer formed from aluminosilicate precursor |
DE112005002334T DE112005002334T5 (en) | 2004-11-08 | 2005-11-08 | Low-K dielectric layer formed from precursors of an aluminum silicate |
CN2005800357785A CN101053070B (en) | 2004-11-08 | 2005-11-08 | Low-k dielectric layer formed from aluminosilicate precursors |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/984,595 | 2004-11-08 | ||
US10/984,595 US7563727B2 (en) | 2004-11-08 | 2004-11-08 | Low-k dielectric layer formed from aluminosilicate precursors |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2006053069A2 WO2006053069A2 (en) | 2006-05-18 |
WO2006053069A3 true WO2006053069A3 (en) | 2006-11-23 |
Family
ID=36315480
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2005/040635 WO2006053069A2 (en) | 2004-11-08 | 2005-11-08 | Low-k dielectric layer formed from aluminosilicate precursors |
Country Status (6)
Country | Link |
---|---|
US (1) | US7563727B2 (en) |
JP (1) | JP2008519459A (en) |
CN (1) | CN101053070B (en) |
DE (1) | DE112005002334T5 (en) |
TW (1) | TWI310224B (en) |
WO (1) | WO2006053069A2 (en) |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6913992B2 (en) | 2003-03-07 | 2005-07-05 | Applied Materials, Inc. | Method of modifying interlayer adhesion |
US7563727B2 (en) | 2004-11-08 | 2009-07-21 | Intel Corporation | Low-k dielectric layer formed from aluminosilicate precursors |
US20060289966A1 (en) * | 2005-06-22 | 2006-12-28 | Dani Ashay A | Silicon wafer with non-soluble protective coating |
KR100698094B1 (en) * | 2005-07-27 | 2007-03-23 | 동부일렉트로닉스 주식회사 | Method for forming metal line of semiconductor device |
US7598183B2 (en) * | 2006-09-20 | 2009-10-06 | Applied Materials, Inc. | Bi-layer capping of low-K dielectric films |
JP5354143B2 (en) * | 2007-07-12 | 2013-11-27 | 日東化成株式会社 | Curing catalyst for organic polymer and moisture curable composition containing the same |
JP5354511B2 (en) * | 2007-07-12 | 2013-11-27 | 日東化成株式会社 | Curing catalyst for organic polymer and moisture curable organic polymer composition containing the same |
JP5177809B2 (en) * | 2007-07-02 | 2013-04-10 | 日東化成株式会社 | Curing catalyst for organic polymer and moisture curable composition containing the same |
WO2009004986A1 (en) * | 2007-07-02 | 2009-01-08 | Nitto Kasei Co., Ltd. | Curing catalyst for organic polymer and moisture-curable composition containing the same |
KR101895398B1 (en) * | 2011-04-28 | 2018-10-25 | 삼성전자 주식회사 | Method of forming an oxide layer and a method of fabricating a semiconductor device comprising the same |
JP5545277B2 (en) * | 2011-08-26 | 2014-07-09 | 信越化学工業株式会社 | Solar cell and manufacturing method thereof |
KR102123996B1 (en) | 2013-02-25 | 2020-06-17 | 삼성전자주식회사 | Aluminum precursor, method of forming a thin layer and method of forming a capacitor using the same |
CN104103572B (en) * | 2013-04-02 | 2017-02-08 | 中芯国际集成电路制造(上海)有限公司 | Formation method of multi-hole low-k dielectric layer and multi-hole low-k dielectric layer |
WO2018118932A1 (en) * | 2016-12-22 | 2018-06-28 | Illumina, Inc. | Imprinting apparatus |
US11649560B2 (en) | 2019-06-20 | 2023-05-16 | Applied Materials, Inc. | Method for forming silicon-phosphorous materials |
JP2024022694A (en) * | 2020-12-28 | 2024-02-20 | 株式会社Adeka | Thin film forming raw material for atomic layer deposition method, thin film manufacturing method, and aluminum compound |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS56130945A (en) * | 1980-03-18 | 1981-10-14 | Toshiba Corp | Coupling agent between inorganic insulating film with silicon and polyimide resin film |
WO2001086708A2 (en) * | 2000-05-09 | 2001-11-15 | Motorola, Inc. | Amorphous metal oxide gate dielectric structure |
US20030127640A1 (en) * | 2002-01-08 | 2003-07-10 | Kabushiki Kaisha Toshiba | Semiconductor device and method for manufacturing semiconductor device |
WO2004017378A2 (en) * | 2002-08-18 | 2004-02-26 | Aviza Technology, Inc. | Atomic layer deposition of high k metal silicates |
US20040099951A1 (en) * | 2002-11-21 | 2004-05-27 | Hyun-Mog Park | Air gap interconnect structure and method |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3061587A (en) * | 1960-05-03 | 1962-10-30 | Hughes Aircraft Co | Ordered organo silicon-aluminum oxide copolymers and the process of making same |
JPS6464345A (en) * | 1987-09-04 | 1989-03-10 | Hitachi Ltd | Semiconductor device |
US20040176488A1 (en) * | 2000-06-06 | 2004-09-09 | Shyama Mukherjee | Low dielectric materials and methods of producing same |
EP1523763A4 (en) * | 2002-07-18 | 2008-12-24 | Aviza Tech Inc | Molecular layer deposition of thin films with mixed components |
US7033560B2 (en) * | 2002-08-30 | 2006-04-25 | Air Products And Chemicals, Inc. | Single source mixtures of metal siloxides |
US6699797B1 (en) * | 2002-12-17 | 2004-03-02 | Intel Corporation | Method of fabrication of low dielectric constant porous metal silicate films |
US7029723B2 (en) * | 2003-01-07 | 2006-04-18 | Intel Corporation | Forming chemical vapor depositable low dielectric constant layers |
US7138158B2 (en) * | 2003-02-28 | 2006-11-21 | Intel Corporation | Forming a dielectric layer using a hydrocarbon-containing precursor |
US7169715B2 (en) * | 2003-03-21 | 2007-01-30 | Intel Corporation | Forming a dielectric layer using porogens |
US6737365B1 (en) * | 2003-03-24 | 2004-05-18 | Intel Corporation | Forming a porous dielectric layer |
JP2006054353A (en) | 2004-08-13 | 2006-02-23 | Az Electronic Materials Kk | Siliceous film having little flat-band shift and its manufacturing method |
US7071125B2 (en) * | 2004-09-22 | 2006-07-04 | Intel Corporation | Precursors for film formation |
US7563727B2 (en) | 2004-11-08 | 2009-07-21 | Intel Corporation | Low-k dielectric layer formed from aluminosilicate precursors |
-
2004
- 2004-11-08 US US10/984,595 patent/US7563727B2/en not_active Expired - Fee Related
-
2005
- 2005-11-07 TW TW094138986A patent/TWI310224B/en not_active IP Right Cessation
- 2005-11-08 DE DE112005002334T patent/DE112005002334T5/en not_active Ceased
- 2005-11-08 WO PCT/US2005/040635 patent/WO2006053069A2/en active Application Filing
- 2005-11-08 JP JP2007540195A patent/JP2008519459A/en active Pending
- 2005-11-08 CN CN2005800357785A patent/CN101053070B/en not_active Expired - Fee Related
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS56130945A (en) * | 1980-03-18 | 1981-10-14 | Toshiba Corp | Coupling agent between inorganic insulating film with silicon and polyimide resin film |
WO2001086708A2 (en) * | 2000-05-09 | 2001-11-15 | Motorola, Inc. | Amorphous metal oxide gate dielectric structure |
US20030127640A1 (en) * | 2002-01-08 | 2003-07-10 | Kabushiki Kaisha Toshiba | Semiconductor device and method for manufacturing semiconductor device |
WO2004017378A2 (en) * | 2002-08-18 | 2004-02-26 | Aviza Technology, Inc. | Atomic layer deposition of high k metal silicates |
US20040099951A1 (en) * | 2002-11-21 | 2004-05-27 | Hyun-Mog Park | Air gap interconnect structure and method |
Non-Patent Citations (1)
Title |
---|
PATENT ABSTRACTS OF JAPAN vol. 006, no. 009 (E - 090) 20 January 1982 (1982-01-20) * |
Also Published As
Publication number | Publication date |
---|---|
US20060097359A1 (en) | 2006-05-11 |
CN101053070A (en) | 2007-10-10 |
TWI310224B (en) | 2009-05-21 |
CN101053070B (en) | 2010-07-21 |
DE112005002334T5 (en) | 2007-12-27 |
US7563727B2 (en) | 2009-07-21 |
JP2008519459A (en) | 2008-06-05 |
TW200629414A (en) | 2006-08-16 |
WO2006053069A2 (en) | 2006-05-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2006053069A3 (en) | Low-k dielectric layer formed from aluminosilicate precursors | |
WO2004029994A3 (en) | Multilayer substrate | |
TW200603251A (en) | Semiconductor device and method for forming the same | |
EP1758438A3 (en) | Method of manufacturing a wiring board | |
EP1703558A3 (en) | Wiring board with embedded semiconductor chip, embedded reinforcing member and method of manufacturing the same | |
TW200629385A (en) | Capping of metal interconnects in integrated circuit electronic devices | |
TW200735273A (en) | Semiconductor structures and methods for forming the same | |
WO2007017195A3 (en) | Metal effect pigments comprising a mixed inorganic/organic layer, method for the production of such metal effect pigments, and use thereof | |
HK1162747A1 (en) | Semiconductor component and method of manufacture | |
WO2006058009A3 (en) | Using zeolites to improve the mechanical strenght of low-k interlayer dielectrics | |
WO2007051115A3 (en) | Multi-layer, elastic articles | |
WO2008002660A3 (en) | Crosslinked polymeric dielectric materials and methods of manufacturing and use thereof | |
JP2007134712A5 (en) | ||
WO2004068556A3 (en) | Semiconductor structures with structural homogeneity | |
WO2009155160A3 (en) | Multi-layer thick metallization structure for a microelectronic device, integrated circuit containing same, and method of manufacturing an integrated circuit containing same | |
EP1698935A3 (en) | Negative-type photosensitive resin composition | |
TWI257125B (en) | A method for preventing metal line bridging in a semiconductor device | |
WO2007149720A3 (en) | Semiconductive device having resist poison aluminum oxide barrier and method of manufacture | |
TW200715525A (en) | Semiconductor integrated circuit device and method for manufacturing same | |
WO2005084229A3 (en) | Dimensionally stable electroluminescent lamp without substrate | |
TW200515501A (en) | Method of improving low-k film property and damascene process using the same | |
WO2004109794A3 (en) | Coiled circuit device and method of making the same | |
TW200802701A (en) | Interconnect structure, methods for fabricating the same, and methods for improving adhesion between low-k dielectric layers | |
WO2003010814A1 (en) | Production method for semiconductor device | |
TW200618102A (en) | Semiconductor device with composite etch stop layer and fabrication method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KM KN KP KR KZ LC LK LR LS LT LU LV LY MA MD MG MK MN MW MX MZ NA NG NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU LV MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1120050023346 Country of ref document: DE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 200580035778.5 Country of ref document: CN |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2007540195 Country of ref document: JP |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 05818809 Country of ref document: EP Kind code of ref document: A2 |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 05818809 Country of ref document: EP Kind code of ref document: A2 |
|
RET | De translation (de og part 6b) |
Ref document number: 112005002334 Country of ref document: DE Date of ref document: 20071227 Kind code of ref document: P |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8607 |