WO2005078465A1 - Integrated circuit chip with communication means enabling remote control of testing means of ip cores of the integrated circuit - Google Patents
Integrated circuit chip with communication means enabling remote control of testing means of ip cores of the integrated circuit Download PDFInfo
- Publication number
- WO2005078465A1 WO2005078465A1 PCT/EP2005/001629 EP2005001629W WO2005078465A1 WO 2005078465 A1 WO2005078465 A1 WO 2005078465A1 EP 2005001629 W EP2005001629 W EP 2005001629W WO 2005078465 A1 WO2005078465 A1 WO 2005078465A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- core
- integrated circuit
- testing
- test
- circuit chip
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318505—Test of Modular systems, e.g. Wafers, MCM's
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318505—Test of Modular systems, e.g. Wafers, MCM's
- G01R31/318508—Board Level Test, e.g. P1500 Standard
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
- G01R31/318558—Addressing or selecting of subparts of the device under test
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/2294—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing by remote test
Definitions
- Integrated circuit chip with communication means enabling remote control of testing means of IP cores of the integrated circuit
- the invention is related to the implementation of network management protocols for the purpose of a deep testing and management of network- based electronic systems such as routers, switches and personal computers.
- the invention is more particularly related to the implementation of network management functions (monitoring, control, test..) at the level of a single integrated circuit chip for the purpose of testing the functional or IP cores of the integrated circuit.
- the invention finds a preferred implementation within a system on a single chip (SoC).
- Design-For-Test (DFT) techniques consist in integrating testability features at the design stage of electronic components. DFT techniques become mandatory today for manufacture testing of integrated circuits and systems.
- P15Q0 [1-5] Among the widely used DFT techniques there is the IEEE standard called P15Q0 [1-5].
- the [No] notation refers to a list of publications at the end of the description of the present application.
- P1500 improves the testability (controllability and observability) of System-on-Chips (SoCs) by adding more logic and inputs/outputs.
- SoCs System-on-Chips
- a SoC which composes a networking device, embeds hundreds of million of transistors.
- Such a huge amount of transistors within a ⁇ single chip makes possible the implementation of complex functionalities such as signal processing, networking, telecommunications, calculation and memorizing.
- IP Intellectual Proprieties
- DFT DFT techniques have been considered to facilitate the maintainability and the management of electronic systems (e.g. routers, switches) that belong to a managed TCP/IP network but at this point none of the known techniques propose to take advantage of the existing communication network in order to enhance the testing functionalities of SOCs.
- a single integrated circuit chip comprises: ⁇ at least one functional or IP core; ⁇ testing means for testing the functional or IP core; ⁇ communication means for connecting the testing means to an external communication network.
- the single integrated circuit chip comprises: - two or more functional or IP cores - for each functional or ' IP core, testing means for testing said functional or IP core, - communication means for connecting the testing means of each functional or IP core to the external communication network and for enabling at least an individual access to each testing means of each functional or IP core from the external communication network.
- the testing means of each functional or IP core comprise a wrapper in which the functional or IP core is embedded, the wrapper of the testing means of each functional or IP core implements preferably the IEEE P1500 standard architecture but can also be of an other type.
- the testing means take benefit from the P1500 DFT technique by extending the necessary logic and make is usable by SNMP (Simple Network
- TCP/IP Management Protocol the widely adopted TCP/IP management protocol.
- the hybrid P1500/SNMP DFT architecture proposed by the invention performs IEEE P1500 wrapper boundary scan operations which allows a support for testing and monitoring.
- the communication means of the integrated circuit chip comprise a test bus connected to the testing means and a proxy agent connected to the test bus and to the communication network.
- the proxy agent implements the SMNP protocol.
- the communication means of the integrated circuit ship comprise at least one TCP/IP network interface circuit. Given a complex SoC, the invention enhances the accessibility and testability to IP cores embedded in the SoC environment.
- SNMP Network Management System
- Agents are the entities that interface to the actual device being managed that contain managed objects. These managed objects might be hardware, configuration parameters, performance statistics, and so on, that directly relate to the current operation of the device in question. These objects are arranged in what is known as a virtual information database called Management Information Base or MIB.
- MIB Management Information Base
- SNMP allows managers and agents to communicate for the purpose of accessing these objects through an hierarchical identifier called Object IDentifier (OID).
- OID Object IDentifier
- P1500 is considered for the following reasons [4]: (i) help in the isolation of an IP core among those which compose the SoC, (ii) provide a standard mechanism of access to internal logic (iii) facilitate the mix and the interconnection of IP cores which are provided from multiple vendors.
- a hybrid P1500/SNMP architecture is proposed according to another aspect of the invention and the proxy agent of the communication means comprises an SNMP processor which translates the information between SMNP and P1500 protocols '
- the proposed testing/management approach will also have an important impact on testing economics for the following reasons. Decrease manufacturing testing costs: typically, when the first SoC comes off the manufacturing line, extensive testing is performed by taking benefit from on-chip DFT logic. But the multimillion dollar test systems that are often required to perform the analysis are usually kept very busy on the production test floor. Indeed, the test time surely being one component of test costs, another part of these costs is the kind of Automatic Test
- a system for testing at least one functional or IP core embedded in an integrated circuit ship comprises: ⁇ an integrated circuit chip according to the invention, ⁇ a communication network connected to the communication means of the integrated circuit chip, ⁇ a network management station connected to the communication network and able to communicate with the testing means of the integrated circuit chip via the communication network and the communication means of the integrated circuit chip.
- the ATE which acts as the network management station which performs an automatic test of a functional or IP core of the integrated circuit chip.
- the communication means of the integrated circuit chip allow a remote control of the testing means via the communication network.
- This aspect of the invention advantageously allows remote using of test classical techniques.
- SoC based systems the amount of test data transferred between ATEs and devices under test is becoming too large.
- Even expensive state-of-the-art ATEs restrict the SoC test, as a result of limited memory resources, narrow channel bandwidth and low speed.
- One known approach to overcome ATE limitations is to use built- in self-test (BIST [12]) to generate patterns and to analyze the results at speed.
- the proposed testing/management approach allows to launch the self-test remotely through SNMP set-request and as soon as the self-test finished, the ATE receives in autonomy an unsolicited message, called traps in order that the ATE generates SNMP get-request to retrieve the BIST signature.
- Another advantage of the invention is the improve fault diagnosis: collecting internal states of IP cores using basic SNMP requests (e.g. set- request and get-request), it helps to improve fault diagnosis within a SoC.
- the diagnosis software associated to tester operating system of such an approach interacts with the embedded cores through SNMP requests. This software performs embedded test execution and diagnosis requests and recovers execution status results or detailed, diagnostic information.
- the invention allows also a better maintainability: the management and monitoring of the IP cores activity is possible by taking advantage of important asset in management network domain. Hence, the overall system maintainability is improved. Because within larger digital systems you often find a large number of hardware registers. Generally, these kinds of registers control and monitor hardware functions within the system. It is common practice to separate registers from the functional blocks (FB) of each IP cores, and interconnect them with extended P1500 logic proposed in this approach. Those registers remain attached to the FB. With this facility, we can manage and monitor each IP core of SoC through its extended P1500 logic. Today, several research works have addressed hardware-based solutions using network protocols and applications. In the Applied Research Lab (ARL) at Washington University in St.
- ARL Applied Research Lab
- the invention implement in a preferred but exclusive embodiment an SNMP agent developed on a wrapper library which has been developed in the paper [13].
- the SNMP agent is developed within a SoC to help in the external testing of the overall SoC.
- the first version (SNMPvl) [9] is characterized by the simplicity of management functions.
- SNMPv2 (RFCs 1901 through 1908) [18] is an enhancement of SNMPvl.
- the SNMPv3 Framework (RFCs 3411 though 3418) [19] is derived from and builds upon both the SNMPvl Framework and the SNMPv2 Framework.
- SNMPv3 is an extensible SNMPv2 framework with a new message format, security abilities, and remote configuration of SNMP parameters.
- DFT strategies have roots in boundary-scan technology. That technology codified in tihe IEEE 1149.1 [20] standard, probes chip inputs and outputs and tests the Printed Circuit Board (PCB) interconnecF integrity. DFT technology for SoCs aims deeper into chip circuitry and is currently the focus of the IEEE P1500 [1-5] Working Group on Standards for Embedded Core Test.
- IEEE P1500 standardizes two important aspects of core-based SoC testing: (1) the core test knowledge transfer from core provider to core user by means of standardizing a Core Test Language, and (2) test access to embedded cores by means of standardizing a core wrapper that supports both core-internal and core external testing.
- a network management system contains [7-9] (fig. 1): several nodes, each embeds a processing , entity, called an agent.
- the Agent has access to management instrumentation; at least one management station; and, a management protocol, used to convey management information between the agents and management stations. Operations of the protocol are carried out under an administrative framework which defines both authentication and authorization policies.
- Network management stations execute management applications which monitor and control network elements. Network elements are monitored and controlled through an access to their management information.
- MIB Management Information Base specifications
- MIB Management Information Base specifications
- Collections of related objects are defined in MIB modules.- These modules are written using a subset of OSI's (Open System Interconnexi ⁇ n) Abstract Syntax Notation One (ASN. 1) [22]. Indeed, MIBs are specifications containing definitions of management information so that networked systems can be remotely monitored, configured, and controlled [7, 9].
- SMI Structure of Management Information
- Each object instance of any object type defined in the MIB is identified in SNMP operations with an hierarchical identifier called Object IDentifier (OID) [23] " of the form x.y, where x is the name of a non-aggregate object type defined in the MIB and y is an OBJECT IDENTIFIER fragment that, in a way specific to the named object type, identifies the desired instance.
- OID Object IDentifier
- the manager exchange a set of SNMP Messages with agents (SNMPvl [9]) or others mangers (SNMPv2 [24]). Indeed, for a manager to monitor and configure its agents; ' some operations have to be carried out.
- the get-request, get-next- request and get-bulk-request are used for monitoring and set-request message for configuration of the agents.
- the manager starts by sending a given get-request message and the agent responds to that given message by sending a get-response message back to the manager.
- an agent is able to generate unsolicited messages, called traps. This is done when the agent observes the occurrence of a preset parameter in its network element.
- SNMPyl is considered in the proposed solution. Indeed, SNMPvl fully satisfies all the requirement of a testing management solution.
- the management (fig.2) through SNMP is accomplished by retrieving and applying test information.
- SoC electronic components
- SoC electronic components
- NMS SNMP requests
- ATE ATE
- test response, cartography information or Other test information are retrieved by using a standard SNMP-based management software.
- Testing a SoC is one of the main challenges for the semi-conductor industries. Given the increasing density of integration for today integrated circuits, it becomes harder to have access, for test purposes, to IP cores inputs/outputs since such cores are deeply embedded within the SoC.
- P 1500 is considered for the following reasons [4]: - Help in the isolation of an IP core among those which compose the SoC, ⁇ Provide a standard mechanism of access to internal logic, ⁇ Facilitate the mix and the interconnection of IP cores which are provided from multiple vendors. .
- a hybrid P1500/SNMP architecture is proposed.
- the invention proposes the solution at the levels of both IP core and SoC.
- the proposed testing management approach will allow as set forth before a reduction of manufacturing testing costs: current Automatic Test Equipments (ATE) which are used for SoC manufacturing testing are very complex and very costly [10]. Carrying out test patterns on a remote SoC via a existing TCP/IP network makes possible the use of cost-effective ATEs.
- ATE Automatic Test Equipments
- the invention will also improve fault diagnosis by collecting internal states of IP cores using basic SNMP requests (e.g. set-request and get- request), it helps to improve fault diagnosis within a SoC.
- An IP core is tested by the core integrator as a part of a SoC. This is accomplished by using test vectors that are given by the IP core provider. Indeed, usually the integrator of a SoC has few in- formation on the used IP core. IP cores are considered as black boxes.
- test point insertion Scan, BIST insertion, etc.
- IP cores are heterogeneous from several standpoints: the used communication protocols, the used bus interface, frequency, etc. Such heterogeneous parameters imply connection and communication problems between the IP cores. Thus, flexibility and compatibility are more than required by IP core users.
- SoC test mechanism standards such as core P 1500 wrappers [2-5] and Core Test Language (CTL), are currently under development [1].
- the IEEE P1500 standard improves testability features for both system chip interconnect and logic (IP cores), it allows isolating the cores from the embedded environment.
- Figure 3 gives an overview of the P1500 scalable architecture.
- each IP core must be encapsulated in a P1500 wrapper.
- the role of the wrapper is to allow the control of external inputs and to observe external outputs of the IP core by means of a peripheral scan-path.
- the wrapper allows the control of the IP core's internal scan-path. It also makes possible to define the operating mode of the IP core such as the functional mode, peripheral shift mode, internal shift mode, etc. So that tests information are disseminated within the SoC through a test bus or Test Access Mechanism (TAM).
- TAM Test Access Mechanism
- the role of the wrapper is to allow the control of external inputs and to observe external outputs of the IP core by means of a peripheral scan-path. It also makes possible to define the operating mode of the IP core such as the functional mode, peripheral shift mode, internal shift mode, etc. So that tests information are disseminated within the SoC through a test bus or a Test Access Mechanism (TAM).
- TAM Test Access Mechanism
- the figure 1 shows a general SNMP environment
- the figure 2 shows the general principle of a SNMP based of System on chip SoC testing
- the figure 3 depicts an overview of the IEEE P1500 scalable architecture
- the figure 4 depicts a sequence diagram illustrating the information exchanges between the network management station (ATE) and the integrated cicuirt Chip (Soc) while processing a test remotaly managed by the ATE
- the figure 5 depicts the basic SNMP messages between the network management station (ATE) and the integrated cicuirt Chip (Soc);
- the figure 6 depicts a schematic view of a integrated circuit chip according to the invention
- the figure 7 depicts the structure of a Management Information Base
- the figure 8 depicts the operating modes of a proxy agent being part of the communication means of an integrated circuit chip according the invention;
- the figure 9 depicts the architecture of the extended P 1500 wrapper located around each IP core of an integrated circuit chip according the invention;
- the figure 10 depicts a synthesis results of both the simple and extended according to the invention P1500 wrapper adapted to benchmarks ITC99;
- the figure 11 depicts the total area- occupied by wrapper according to the input/output number of IP cores;
- the figure 12 depicts an example of architecture for a hardware based proxy agent being part of the communication means of an integrated circuit chip according to the invention;
- the figure 13 depicts more precisely the architecture the proxy agent being part of the communication means of an integrated circuit chip according to the invention;
- the figure 14 is an overview of state-transition diagram of Deterministic Finite Automation within the proxy agent.
- the. invention proposes a DFT technique which is a combination between the P1500 and SNMP standards. Indeed, outside the SoC, the approach is fully compliant with SNMP. According to the invention, the P1500 architecture has been extended by adding the SNMP behavior. Given such an extension, the SoC becomes able to understand SNMP requests.
- SNMP is used to communicate management information between the network management stations (ATE) and the agents (SoC) within the network elements.
- SNMP requests (get- request, set-request%) retrieve or modify the value of objects managed of SoC such as IP core identifier, SoC identifier, test vector, tests techniques, etc.
- Figure 4 shows the sequence diagrams. The later is represented in UML notation [25].
- the set-request message (fig. 4.a: set-request OID TV) applies tests vectors on the IP cores by specifying the identity (OID) and the test vector. In that case, the OID distinguishes the type of the applied test.
- OID distinguishes the type of the applied test.
- the contents of each variable-bindings of the array VarBindList are copied to the response.
- the error-status and error-index fields are set to zero to indicate success, or to appropriate values on error. It is similar in our approach but a get-response message replaces the place holder values of test vector with the test results. This choice is motivated by minimizing the SNMP requests number.
- the get-request message (fig. 4.b: get-request OID) retrieves test information of either the IP core or the SoC by specifying for example the identity of an instance of test information.
- a get-response message replaces the place holder values with the actual values of test information. Therefore, with such facilities the SMNP protocol reaches the internal structure of an IP core.
- SNMP protocol standardizes the relationship between a manager and an agent. A manager is responsible for supervising the designated functions of many agents.
- a message consists of a version identifier, an SNMP community name, and a Protocol Data Unit (PDU). Therefore, the SNMP architecture is divided to two parts: the client side which represents the ATE in our case, and the server side representing the SoC. On the SoC side, only SNMP application layer is considered since the layered protocol wrappers (UDP and IP wrappers) [13] are used.
- a SoC is considered as an embedded distributed system within an electronic device/system.
- the integrated circuit chip or SoC comprises a plurality of functional core or IP cores. Each of these IP cores are wrapped by using the extended P 1500 wrappers.
- the later represent the SNMP agents managed (fig. 6) by Proxy Agent (PA) being part of the communication means of the SoC.
- IP cores are interconnected by the means of a bus or a complex communication network.
- the invention allows the management of the proposed infrastructure starting from a network management station through the PA component (fig. 6).
- the PA whose architecture is detailed below is a hardware-based SNMP agent (fig. 6). It is totality implemented in hardware. This component monitors and controls of;.the embedded cores under test.
- the PA is used to translate information between SNMP and P1500 protocols. That is, a PA provides a protocol conversion function which allows a management station to apply a consistent management framework of ail SoC and IP cores infrastructures. Consequently, a PA can be considered as an IP core, which gets SNMP requests coming from the management station (or ATE). Such requests are converted towards instructions in conformity with the extended P 1500 standard. In a similar way, the answers of the IP core are converted towards a
- the MIB (Management information Base) of a PA contains all test information that are related to a SoC. Each IP core embeds a MIB which represents the behaviour of the SNMP agent.
- the Figure 7 gives the structure of a Management Information Base MIB according to the invention. For an IP core or a SoC, the MIB describes the functionalities of test techniques associated to the P1500 wrapper as well as information relating to the testing process (e.g. test vectors, test results). The MIB is divided in two parts: the information at the SoC level and those at the level of IP cores.
- the first part of the MIB is dedicated to the SoC: SoC identifier, configuration of basic " components, etc.
- the second part of the MIB is dedicated to the IP core.
- the table called "ipCoresWrappedPl500Table” is related to the information regarding P 1500 test architecture.
- the index of this table is called “ipCorelndex”. It represents the logical address of IP cores in the SoC environment.
- Other test techniques such as IEEE 1149.1 can be specified within the MIB if the IP cores are wrapped using a IEEE 1149.1 wrapper.
- the following table I gives main MIB variables which are handled by the proposed test architecture.
- SetRequest X.2.2.1 AlPCorelndex TV WS_SETREQUEST with OID ⁇ 15 ⁇ » Start the functional (test vector) test • .
- SetRequest X.2.2.1.5.IPCoreIndex TV WS_SETREQUEST with OID ⁇ 20 ⁇ » Start the external test SetRequest X.2.2.1.6.
- IPCorelndex TV WS_SETREQUEST with OID ⁇ 25 ⁇ »
- start the internal test SetRequest X.2.2.1.8.IPCoreIndex TV S_SETREQUEST with OID ⁇ 35 ⁇ > Start the self-test
- the proxy agent converts SNMP requests into P1500 instructions.
- the SNMP request "GetRequest X.l.1.1.0” is converted into WS_GETREQUEST P1500 instruction with flattened OID that equals "1".
- This flattened OID relates to the hierarchical OID "X.l.1.1.0”.
- the flattened OID is considered instead of a hierarchical OID. This choice is motivated by the need of minimizing the processing logic of hierarchical OID for each IP cores. ' To better explain how the test architecture works, given a SoC under .test, let's consider that a functional testing is needed for the fifth IP core. For that, the following test vector "1100110" is considered.
- the proxy agent operates in two modes: a bridge and a router mode (see figure 8). At the SoC level, the proxy agent operates in a router mode since it operates between two different networks: a TCPIIP network outside the SoC and a dedicated Network-on-Chips (NoC) inside the SoC. At the level of the IP core, the agent operates in a bridge mode since it operates in the same network.
- the Figure 9 shows the architecture of the extended P 1500 wrapper located around each IP core. This extension implements a large part of the
- the architecture of the extended P1500 wrapper contains the following blocks: ; IDIP: a 32 bits register which stores the IP core identifier (i.e. manufacturer identifier, version, etc.). TECTEST: a 4 bits register which identifies the used test technique (i.e. scan, BIST). WBY, WBR, WSI, WSO, BIST, WIP: basic blocks which are alreadydefined by the P1500 standard [5]. Please , refer to [2-5] for more information. WIR (Wrapper Instruction Register) Extended: this logic extends the classical P1500 instruction register in order to support SNMP instructions. Indeed, new instructions are necessary for the extended architecture.
- IDIP a 32 bits register which stores the IP core identifier (i.e. manufacturer identifier, version, etc.).
- TECTEST a 4 bits register which identifies the used test technique (i.e. scan, BIST).
- WBY, WBR, WSI, WSO, BIST, WIP basic blocks which are alreadydefined by the
- OID (Object IDentifier) register: this register gets a flattened object identifier from a proxy agent. It completes the semantic of the added
- the three first rows represent the number of input and output pins for each ITC99 benchmarks.
- the fourth row gives the area overhead of the extended wrapper.
- the fifth row specifies the percentage of the area occupied by the extended wrapper compared to the total area of the IP cores
- the sixth and seventh rows give information about delays in dock cycles of data passing through the extended wrapper.
- the last row specifies maximum frequency of each synthesized wrapper.
- an SNMP interface necessitates a few added logic because the difference between area overhead occupied by simple wrapper and extended wrapper is only 119 gates.
- the presented results have considered a 0,18 ⁇ CMOS technology library. This library was used for several examples of industrial integrated circuits.
- the proposed architecture is cost-effective. Furthermore, It has several advantages: (1) it is 100% compliant with classical P1500 wrappers; (2) it ensures the scalability of the MIB when new objects and new OIDs will be added; (3) the internal protocol is not affected.
- the Figure 12 illustrates the hardware-based networking architecture of the proxy agent.
- the protocol wrappers proposed in [13] are shown in the figure 12. These wrappers are layered according to the following protocols: Physical, Data Link, IP and UDP. However, using the proposed architecture, a new network application interface is adapted to the UDP wrapper interface.
- the proxy agent communicates with IP cores through the TAM. Indeed, the proposed proxy agent is composed of three components: the SNMP wrapper, the SNMP processor and the ' control block.
- the SNMP wrapper (fig.13) ' is composed of two components: InputDevice and OutputDevice. The InputDevice receives request messages [10] from the UDP wrapper.
- the InputDevice first collects the request message in the Registers File (RF, it supports one SNMP Message). As soon as it is collected, the incoming transport message is de-serialized (decoded) by using the BERs [26] of ASN. 1 [22]. Next, the InputDevice constructs an ASN. 1 object. It then verifies the version number of the SNMP message. In case of a mismatch, it discards the message and it performs no further actions. The community name found in the SNMPvl message is saved (it is input to a future security mechanism). The InputDevice then performs a simple parse on the ASN. 1 object constructed. Finally, it builds an ASN.
- RF Registers File
- the SNMP processor analyses the SNMPvl PDU received from InputDevice.
- the SNMP processor is composed oftwo components: OID transformer and P1500 Instruction Generator.
- the SNMP processor translates information between SNMP and P1500 protocols. Indeed, using a OID transformer, the SNMP processor first transforms the hierarchical OID towards a flattened OID. Furthermore, it recovers the logical address of IP core to be tested. Next, using P1500 Instruction Generator, the SNMP Processor generates P1500 instructions and as soon as the conversion terminates, SNMP Processor activates the control block in order to supervise the test of embedded core under test.
- the Control Block receives the following outputs from the SNMP
- the control block In the first stage, starting from the initial state, the control block carries out a P1500 instruction. However, the DFA first captures data in register WIR (Wrapper Instruction Register), in fact, the parallel capture of data is optional, it is used only with a parallel TAM. DFA then shifts the P1500 Instruction in WIR. Finally, this finite state machine updates (running) the instruction shifted in the WIR. In the second stage, the control block applies a test vector. The DFA shifts the test vector in the data register WDR (Wrapper Data Register) selected by the WIR circuitry. It then updates the test vector within the IP core. Finally, in the last stage, after waiting the response at the level of the IP core output pins, the Control Block retrieves the test response by shifting the response in DB.
- WIR Wideper Instruction Register
- the OutputDevice receives the data responses from the SNMP processor.
- the OutputDevice first constructs a get-response PDU using as input the saved request-id value and the values for Error-Status, Error-Index and VarBindList returned from processing the request.
- the PDU and the community string are used to generate an SNMPvl message.
- the message is then senialized (encoded), using the BERs of ASN.l.
- OutputDevice then sends the SNMPvl message using a transport service to the manager address from the request.
- the InputDevice and OutputDevice are based on BERs for decoding and encoding the input and output messages, respectively.
- BERs specify a series of procedures for transfer syntax of types specified with ASN. 1.
- a transfer syntax is the actual representation of octets to be sent from one network entity to another.
- the Table V summarizes the implementation results of the proxy agent. Table V. Implementation results of the proxy agent. Components Area (gates) Total Area(gates) InputDevice 1065 1067 Registers File 8931 11281 OutputDevice 3476 3480 15323 16369 SNMP Processor 304 304 Control Block 1069 1084 Speed (MHz) 100 200 100 200
- the three first rows give the area overhead of the SNMP wrapper including the three blocks: InputDevice, OutputDevice and Registers File.
- the Registers File represents the memory which stores fields of the SNMP message de-serialized by InputDevice;
- the next two rows are related to the area overhead of bath the SNMP Processor and control block, respectively.
- the maximum frequency of proxy agent is given in the next row. Indeed, today SoCs are very complex and embeds tens of millions of gates; the agent proxy necessitates an added logic equivalent to a simple IP cane such as b 17 of the used benchmark.
- the following documents and publications are incorporated herein by reference and can be consulted for further details on the technologies and protocols implemented by the invention. [1] E.J.
- Politecnico di Tonna ITC'99 benchkmarks downloadable at the URL. http://www.cad.polito.itltools/itc99.html, 1999.
Abstract
Description
Claims
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2006552579A JP2007524947A (en) | 2004-02-17 | 2005-02-17 | Integrated circuit chip having communication means capable of performing remote control of IP core test means of integrated circuit |
DE602005015422T DE602005015422D1 (en) | 2004-02-17 | 2005-02-17 | INTEGRATED CIRCUIT SCHIP WITH COMMUNICATION TOOLS, THEREFORE MAKING A REMOTE CONTROL OF TESTANTS OF IP CORE OF INTEGRATED CIRCUIT |
EP05707466A EP1716424B1 (en) | 2004-02-17 | 2005-02-17 | Integrated circuit chip with communication means enabling remote control of testing means of ip cores of the integrated circuit |
US10/589,489 US7725784B2 (en) | 2004-02-17 | 2005-02-17 | Integrated circuit chip with communication means enabling remote control of testing means of IP cores of the integrated circuit |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US54431904P | 2004-02-17 | 2004-02-17 | |
US60/544,319 | 2004-02-17 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2005078465A1 true WO2005078465A1 (en) | 2005-08-25 |
Family
ID=34860501
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/EP2005/001629 WO2005078465A1 (en) | 2004-02-17 | 2005-02-17 | Integrated circuit chip with communication means enabling remote control of testing means of ip cores of the integrated circuit |
Country Status (5)
Country | Link |
---|---|
US (1) | US7725784B2 (en) |
EP (1) | EP1716424B1 (en) |
JP (1) | JP2007524947A (en) |
DE (1) | DE602005015422D1 (en) |
WO (1) | WO2005078465A1 (en) |
Cited By (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1762856A1 (en) * | 2005-09-10 | 2007-03-14 | Samsung Electronics Co., Ltd. | Fault Diagnosis Apparatus and Method for System-on-Chip (SOC) |
WO2008042113A2 (en) * | 2006-09-29 | 2008-04-10 | Teradyne, Inc. | Networked test system |
WO2009073100A1 (en) * | 2007-12-04 | 2009-06-11 | Alcatel-Lucent Usa Inc. | Method and apparatus for testing a system-on-chip involving parallel and serial accesses |
WO2009073120A1 (en) | 2007-12-04 | 2009-06-11 | Alcatel-Lucent Usa Inc. | Method and apparatus for testing a system-on-chip involving parallel and serial accesses |
EP2003571A3 (en) * | 2007-05-16 | 2010-03-31 | Coreworks, S.A. | Network core access architecture |
CN101232456B (en) * | 2008-01-25 | 2010-09-08 | 浙江大学 | Distributed type testing on-chip network router |
US7954022B2 (en) | 2008-01-30 | 2011-05-31 | Alcatel-Lucent Usa Inc. | Apparatus and method for controlling dynamic modification of a scan path |
US7958417B2 (en) | 2008-01-30 | 2011-06-07 | Alcatel-Lucent Usa Inc. | Apparatus and method for isolating portions of a scan path of a system-on-chip |
US7962885B2 (en) | 2007-12-04 | 2011-06-14 | Alcatel-Lucent Usa Inc. | Method and apparatus for describing components adapted for dynamically modifying a scan path for system-on-chip testing |
US8322610B2 (en) | 2009-03-13 | 2012-12-04 | Assa Abloy Ab | Secure access module for integrated circuit card applications |
US8332498B2 (en) | 2009-03-13 | 2012-12-11 | Assa Abloy Ab | Synchronized relay messaging and coordinated network processing using SNMP |
US8421587B2 (en) | 2007-04-26 | 2013-04-16 | Freescale Semiconductor, Inc. | Diagnosis for mixed signal device for use in a distributed system |
US9032058B2 (en) | 2009-03-13 | 2015-05-12 | Assa Abloy Ab | Use of SNMP for management of small footprint devices |
US9477807B1 (en) | 2015-06-11 | 2016-10-25 | International Business Machines Corporation | Automating system on a chip customized design integration, specification, and verification through a single, integrated service |
CN112068501A (en) * | 2019-06-11 | 2020-12-11 | 霍尼韦尔国际公司 | Process control device with modern architecture and legacy compatibility |
Families Citing this family (34)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7546631B1 (en) * | 2004-04-30 | 2009-06-09 | Sun Microsystems, Inc. | Embedded management system for a physical device having virtual elements |
WO2007049173A1 (en) * | 2005-10-24 | 2007-05-03 | Nxp B.V. | Ic testing methods and apparatus |
WO2007049171A1 (en) * | 2005-10-24 | 2007-05-03 | Nxp B.V. | Ic testing methods and apparatus |
WO2007049172A1 (en) * | 2005-10-24 | 2007-05-03 | Nxp B.V. | Ic testing methods and apparatus |
DE602006015084D1 (en) * | 2005-11-02 | 2010-08-05 | Nxp Bv | IC TEST METHODS AND DEVICES |
EP1811415A1 (en) * | 2005-12-23 | 2007-07-25 | Nagracard S.A. | Secure system-on-chip |
EP1802030A1 (en) * | 2005-12-23 | 2007-06-27 | Nagracard S.A. | Secure system-on-chip |
US8656191B2 (en) | 2005-12-23 | 2014-02-18 | Nagravision S.A. | Secure system-on-chip |
US7827517B1 (en) * | 2006-05-19 | 2010-11-02 | Altera Corporation | Automated register definition, builder and integration framework |
US7519884B2 (en) * | 2006-06-16 | 2009-04-14 | Texas Instruments Incorporated | TAM controller for plural test access mechanisms |
WO2010083004A2 (en) * | 2009-01-15 | 2010-07-22 | Electronic Warfare Associates, Inc. | Systems and methods of implementing remote boundary scan features |
US20100235900A1 (en) * | 2009-03-13 | 2010-09-16 | Assa Abloy Ab | Efficient two-factor authentication |
EP2406749B1 (en) * | 2009-03-13 | 2018-06-13 | Assa Abloy Ab | Transfer device for sensitive material such as a cryptographic key |
EP2228746A1 (en) * | 2009-03-13 | 2010-09-15 | Assa Abloy Ab | Realization of access control conditions as boolean expressions in credential authentications |
EP2372379B1 (en) * | 2010-03-26 | 2013-01-23 | Imec | Test access architecture for TSV-based 3D stacked ICS |
US8397188B1 (en) * | 2010-09-21 | 2013-03-12 | Altera Corporation | Systems and methods for testing a component by using encapsulation |
US8694276B2 (en) * | 2011-01-20 | 2014-04-08 | Texas Instruments Incorporated | Built-in self-test methods, circuits and apparatus for concurrent test of RF modules with a dynamically configurable test structure |
US9043665B2 (en) | 2011-03-09 | 2015-05-26 | Intel Corporation | Functional fabric based test wrapper for circuit testing of IP blocks |
US8522189B2 (en) | 2011-03-09 | 2013-08-27 | Intel Corporation | Functional fabric based test access mechanism for SoCs |
TWI557746B (en) * | 2011-05-10 | 2016-11-11 | 電子戰協會公司 | Systems and methods of implementing content validation of microcomputer based circuits |
TWI546692B (en) | 2011-10-27 | 2016-08-21 | 電子戰協會公司 | Systems and methods of device authentication including features of circuit testing and verification in connection with known board information |
US20150067428A1 (en) * | 2012-05-02 | 2015-03-05 | Freescale Semiconductor, Inc. | System-on-chip, method of manufacture thereof and method of communicating diagnostic data |
US8694951B1 (en) | 2012-10-02 | 2014-04-08 | Lsi Corporation | Core wrapping in the presence of an embedded wrapped core |
US8643168B1 (en) | 2012-10-16 | 2014-02-04 | Lattice Semiconductor Corporation | Integrated circuit package with input capacitance compensation |
US8732632B1 (en) * | 2013-03-15 | 2014-05-20 | Cadence Design Systems, Inc. | Method and apparatus for automated extraction of a design for test boundary model from embedded IP cores for hierarchical and three-dimensional interconnect test |
US10481203B2 (en) | 2015-04-04 | 2019-11-19 | Nvidia Corporation | Granular dynamic test systems and methods |
US10444280B2 (en) | 2015-10-27 | 2019-10-15 | Nvidia Corporation | Independent test partition clock coordination across multiple test partitions |
US10698805B1 (en) * | 2017-01-25 | 2020-06-30 | Cadence Design Systems, Inc. | Method and system for profiling performance of a system on chip |
US11408934B2 (en) | 2017-12-22 | 2022-08-09 | Nvidia Corporation | In system test of chips in functional systems |
US11269999B2 (en) * | 2019-07-01 | 2022-03-08 | At&T Intellectual Property I, L.P. | Protecting computing devices from malicious tampering |
US11250167B2 (en) * | 2019-09-26 | 2022-02-15 | Intel Corporation | Secure external SoC debugging |
CN114443375A (en) * | 2020-11-04 | 2022-05-06 | 富泰华工业(深圳)有限公司 | Test method and device, electronic device and computer readable storage medium |
CN114650246A (en) * | 2020-12-18 | 2022-06-21 | 中国移动通信有限公司研究院 | Detection method, device and equipment for IP core calling |
CN116298799B (en) * | 2023-03-10 | 2024-03-19 | 深圳市晶存科技有限公司 | Multi-interface linkage display method and system for chip test |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030120986A1 (en) * | 2001-12-21 | 2003-06-26 | Whetsel Lee D. | Interconnections for plural and hierarchical P1500 test wrappers |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6658615B2 (en) * | 1998-06-30 | 2003-12-02 | Texas Instruments Incorporated | IC with IP core and user-added scan register |
US7046657B2 (en) * | 2000-12-20 | 2006-05-16 | Wherenet Corp | Wireless local area network system with mobile access point station determination |
US7058918B2 (en) * | 2003-04-28 | 2006-06-06 | Dafca, Inc. | Reconfigurable fabric for SoCs using functional I/O leads |
US7437635B1 (en) * | 2003-12-30 | 2008-10-14 | Altera Corporation | Testing hard-wired IP interface signals using a soft scan chain |
-
2005
- 2005-02-17 JP JP2006552579A patent/JP2007524947A/en active Pending
- 2005-02-17 WO PCT/EP2005/001629 patent/WO2005078465A1/en active Application Filing
- 2005-02-17 US US10/589,489 patent/US7725784B2/en not_active Expired - Fee Related
- 2005-02-17 DE DE602005015422T patent/DE602005015422D1/en active Active
- 2005-02-17 EP EP05707466A patent/EP1716424B1/en not_active Not-in-force
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030120986A1 (en) * | 2001-12-21 | 2003-06-26 | Whetsel Lee D. | Interconnections for plural and hierarchical P1500 test wrappers |
Non-Patent Citations (1)
Title |
---|
LAOUAMRI O ET AL: "Enhancing testability of system on chips using network management protocols", 16 February 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2004. PROCEEDINGS FEB. 16-20, 2004, PISCATAWAY, NJ, USA,IEEE, PAGE(S) 1370-1371, ISBN: 0-7695-2085-5, XP010684910 * |
Cited By (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1762856A1 (en) * | 2005-09-10 | 2007-03-14 | Samsung Electronics Co., Ltd. | Fault Diagnosis Apparatus and Method for System-on-Chip (SOC) |
US7908531B2 (en) | 2006-09-29 | 2011-03-15 | Teradyne, Inc. | Networked test system |
WO2008042113A2 (en) * | 2006-09-29 | 2008-04-10 | Teradyne, Inc. | Networked test system |
WO2008042113A3 (en) * | 2006-09-29 | 2008-08-07 | Teradyne Inc | Networked test system |
US8421587B2 (en) | 2007-04-26 | 2013-04-16 | Freescale Semiconductor, Inc. | Diagnosis for mixed signal device for use in a distributed system |
EP2003571A3 (en) * | 2007-05-16 | 2010-03-31 | Coreworks, S.A. | Network core access architecture |
US8019832B2 (en) * | 2007-05-16 | 2011-09-13 | Coreworks, S.A. | Network core access architecture |
CN101884031B (en) * | 2007-12-04 | 2013-07-24 | 阿尔卡特朗讯美国公司 | Method and apparatus for testing a system-on-chip involving parallel and serial accesses |
WO2009073120A1 (en) | 2007-12-04 | 2009-06-11 | Alcatel-Lucent Usa Inc. | Method and apparatus for testing a system-on-chip involving parallel and serial accesses |
US7958479B2 (en) | 2007-12-04 | 2011-06-07 | Alcatel-Lucent Usa Inc. | Method and apparatus for describing and testing a system-on-chip |
US7962885B2 (en) | 2007-12-04 | 2011-06-14 | Alcatel-Lucent Usa Inc. | Method and apparatus for describing components adapted for dynamically modifying a scan path for system-on-chip testing |
KR101204138B1 (en) | 2007-12-04 | 2012-11-22 | 알카텔-루센트 유에스에이 인코포레이티드 | Method and apparatus for testing a system-on-chip involving parallel and serial accesses |
WO2009073100A1 (en) * | 2007-12-04 | 2009-06-11 | Alcatel-Lucent Usa Inc. | Method and apparatus for testing a system-on-chip involving parallel and serial accesses |
US7949915B2 (en) | 2007-12-04 | 2011-05-24 | Alcatel-Lucent Usa Inc. | Method and apparatus for describing parallel access to a system-on-chip |
CN101232456B (en) * | 2008-01-25 | 2010-09-08 | 浙江大学 | Distributed type testing on-chip network router |
US7954022B2 (en) | 2008-01-30 | 2011-05-31 | Alcatel-Lucent Usa Inc. | Apparatus and method for controlling dynamic modification of a scan path |
US7958417B2 (en) | 2008-01-30 | 2011-06-07 | Alcatel-Lucent Usa Inc. | Apparatus and method for isolating portions of a scan path of a system-on-chip |
US8332498B2 (en) | 2009-03-13 | 2012-12-11 | Assa Abloy Ab | Synchronized relay messaging and coordinated network processing using SNMP |
US8322610B2 (en) | 2009-03-13 | 2012-12-04 | Assa Abloy Ab | Secure access module for integrated circuit card applications |
US9032058B2 (en) | 2009-03-13 | 2015-05-12 | Assa Abloy Ab | Use of SNMP for management of small footprint devices |
US9477807B1 (en) | 2015-06-11 | 2016-10-25 | International Business Machines Corporation | Automating system on a chip customized design integration, specification, and verification through a single, integrated service |
US9589089B2 (en) | 2015-06-11 | 2017-03-07 | International Business Machines Corporation | Automating system on a chip customized design integration, specification, and verification through a single, integrated service |
US9684752B2 (en) | 2015-06-11 | 2017-06-20 | International Business Machines Corporation | Automating system on a chip customized design integration, specification, and verification through a single, integrated service |
US9760668B2 (en) | 2015-06-11 | 2017-09-12 | International Business Machines Corporation | Automating system on a chip customized design integration, specification, and verification through a single, integrated service |
CN112068501A (en) * | 2019-06-11 | 2020-12-11 | 霍尼韦尔国际公司 | Process control device with modern architecture and legacy compatibility |
Also Published As
Publication number | Publication date |
---|---|
US20080034334A1 (en) | 2008-02-07 |
JP2007524947A (en) | 2007-08-30 |
EP1716424B1 (en) | 2009-07-15 |
US7725784B2 (en) | 2010-05-25 |
DE602005015422D1 (en) | 2009-08-27 |
EP1716424A1 (en) | 2006-11-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7725784B2 (en) | Integrated circuit chip with communication means enabling remote control of testing means of IP cores of the integrated circuit | |
Salvadori et al. | Generalizing virtual network topologies in OpenFlow-based networks | |
US7237138B2 (en) | Systems and methods for diagnosing faults in computer networks | |
Lee et al. | Network protocol system monitoring-a formal approach with passive testing | |
Yu et al. | An empirical study of the NETCONF protocol | |
Jia et al. | Rapid detection and localization of gray failures in data centers via in-band network telemetry | |
Szegedi et al. | With evolution for revolution: managing FEDERICA for future internet research | |
WO2001086444A1 (en) | Systems and methods for diagnosing faults in computer networks | |
Kora et al. | Nagios based enhanced IT management system | |
US7395186B2 (en) | Diagnostic device using adaptive diagnostic models, for use in a communication network | |
Munz et al. | Distributed network analysis using TOPAS and wireshark | |
Laouamri et al. | Hardware-based network management framework for monitoring and testing of system-on-chips | |
Laouamri et al. | Remote testing and diagnosis of system-on-chips using network management frameworks | |
Laouamri et al. | Towards a complete SNMP-based supervision of system-on-chips | |
Ballani et al. | Fault management using the CONMan abstraction | |
Nicolae et al. | LLDP packet generator | |
Abar et al. | Exploiting domain ontologies and intelligent agents: an automated network management support paradigm | |
Mellia et al. | Overview of Network and Service Management | |
Kontogiannis et al. | Snmp for Ethernet networks SETH: A network benchmark toolkit for managing routers statistical information | |
Oppenheimer et al. | Troubleshooting campus networks: Practical analysis of Cisco and LAN protocols | |
Marangoni | Device and Link Discovery in Industrial Ethernet Networks | |
Elmansor | Towards automated network configuration management | |
Wadal et al. | An Overview of Network Management System | |
Alhilali et al. | DESIGN AND IMPLEMENT A REAL-TIME NETWORK TRAFFIC MANAGEMENT SYSTEM USING SNMP PROTOCOL. | |
Kalbfleisch et al. | Network management of real-time embedded processors [SSC] |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2006552579 Country of ref document: JP |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
WWW | Wipo information: withdrawn in national office |
Country of ref document: DE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2005707466 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 2005707466 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 10589489 Country of ref document: US |
|
WWP | Wipo information: published in national office |
Ref document number: 10589489 Country of ref document: US |