WO2005073853A3 - Method of and system for handling deferred execution - Google Patents

Method of and system for handling deferred execution Download PDF

Info

Publication number
WO2005073853A3
WO2005073853A3 PCT/IB2005/050187 IB2005050187W WO2005073853A3 WO 2005073853 A3 WO2005073853 A3 WO 2005073853A3 IB 2005050187 W IB2005050187 W IB 2005050187W WO 2005073853 A3 WO2005073853 A3 WO 2005073853A3
Authority
WO
WIPO (PCT)
Prior art keywords
time
entities
scheduler
entity
blocked
Prior art date
Application number
PCT/IB2005/050187
Other languages
French (fr)
Other versions
WO2005073853A2 (en
Inventor
Reinder J Bril
Perez Clara M Otero
Original Assignee
Koninkl Philips Electronics Nv
Reinder J Bril
Perez Clara M Otero
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninkl Philips Electronics Nv, Reinder J Bril, Perez Clara M Otero filed Critical Koninkl Philips Electronics Nv
Publication of WO2005073853A2 publication Critical patent/WO2005073853A2/en
Publication of WO2005073853A3 publication Critical patent/WO2005073853A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G06F9/4843—Task transfer initiation or dispatching by program, e.g. task dispatcher, supervisor, operating system
    • G06F9/4881—Scheduling strategies for dispatcher, e.g. round robin, multi-level priority queues

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Stored Programmes (AREA)
  • Management, Administration, Business Operations System, And Electronic Commerce (AREA)

Abstract

There is provided a method of handling deferred execution in a computer system (10). The system (10) concurrently executes resource consuming entities. The system (10) includes a computing resource scheduler for allocating computing resources between the entities. Moreover, the scheduler includes a list of data structures corresponding to blocked entities. The scheduler determines for a first entity blocked by one or more second entities a blocking time instance at which the first entity is blocked, and a pre-emption time corresponding to execution time of the one or more second consuming entities. Additionally, the scheduler determines from a measure of present time, the blocking time and the pre­emption time remaining an available executing time for the first entity. Thus, the scheduler can direct the first entity to execute during the remaining executing time and thereby achieve more efficient computing resource budget allocation.
PCT/IB2005/050187 2004-01-30 2005-01-17 Method of and system for handling deferred execution WO2005073853A2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP04100337 2004-01-30
EP04100337.7 2004-01-30

Publications (2)

Publication Number Publication Date
WO2005073853A2 WO2005073853A2 (en) 2005-08-11
WO2005073853A3 true WO2005073853A3 (en) 2006-05-26

Family

ID=34814378

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB2005/050187 WO2005073853A2 (en) 2004-01-30 2005-01-17 Method of and system for handling deferred execution

Country Status (1)

Country Link
WO (1) WO2005073853A2 (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5202988A (en) * 1990-06-11 1993-04-13 Supercomputer Systems Limited Partnership System for communicating among processors having different speeds
EP0553588A2 (en) * 1992-01-31 1993-08-04 International Business Machines Corporation Multi-media computer operating system and method
EP0913770A2 (en) * 1997-10-31 1999-05-06 Sun Microsystems, Inc. Method and apparatus for sharing a time quantum

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5202988A (en) * 1990-06-11 1993-04-13 Supercomputer Systems Limited Partnership System for communicating among processors having different speeds
EP0553588A2 (en) * 1992-01-31 1993-08-04 International Business Machines Corporation Multi-media computer operating system and method
EP0913770A2 (en) * 1997-10-31 1999-05-06 Sun Microsystems, Inc. Method and apparatus for sharing a time quantum

Non-Patent Citations (5)

* Cited by examiner, † Cited by third party
Title
HOLMAN P ET AL: "Locking in Pfair-scheduled multiprocessor systems", PROCEEDINGS OF THE 23RD. IEEE REAL-TIME SYSTEMS SYMPOSIUM.(RTSS 2002). AUSTIN, TX, DEC 3 - 5, 2002, IEEE REAL-TIME SYSTEMS SYMPOSIUM, LOS ALAMITOS, CA, IEEE COMP. SOC, US, 3 December 2002 (2002-12-03), pages 149 - 158, XP010632708, ISBN: 0-7695-1851-6 *
JIA XU ET AL: "SCHEDULING PROCESSES WITH RELEASE TIMES, DEADLINES, PRECEDENCE, ANDEXCLUSION RELATIONS", IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, IEEE SERVICE CENTER, LOS ALAMITOS, CA, US, vol. 16, no. 3, 1 March 1990 (1990-03-01), pages 360 - 369, XP000103568, ISSN: 0098-5589 *
LUI SHA ET AL: "A REAL-TIME LOCKING PROTOCOL", IEEE TRANSACTIONS ON COMPUTERS, IEEE SERVICE CENTER, LOS ALAMITOS, CA, US, vol. 40, no. 7, 1 July 1991 (1991-07-01), pages 793 - 800, XP000259678, ISSN: 0018-9340 *
MANIMARAN G ET AL: "AN EFFICIENT DYNAMIC SCHEDULING ALGORITHM FOR MULTIPROCESSOR REAL-TIME SYSTEMS", IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, IEEE SERVICE CENTER, LOS ALAMITOS, CA, US, vol. 9, no. 3, March 1998 (1998-03-01), pages 312 - 319, XP000739757, ISSN: 1045-9219 *
SILBERSCHATZ A ET AL: "Operating System Concepts, PASSAGE", OPERATING SYSTEM CONCEPTS, XX, XX, 1994, pages 1 - 3,97, XP002272994 *

Also Published As

Publication number Publication date
WO2005073853A2 (en) 2005-08-11

Similar Documents

Publication Publication Date Title
Sridharan et al. Adaptive, efficient, parallel execution of parallel programs
US8028286B2 (en) Methods and apparatus for scheduling threads on multicore processors under fair distribution of cache and other shared resources of the processors
US8970607B2 (en) Run-time allocation of functions to a hardware accelerator
US9733965B2 (en) Closed-loop feedback mechanism for achieving optimum performance in a consolidated workload environment
US9298438B2 (en) Profiling application code to identify code portions for FPGA implementation
US7406699B2 (en) Enhanced runtime hosting
US20160314015A1 (en) Scheduling computer jobs for execution
US20120192200A1 (en) Load Balancing in Heterogeneous Computing Environments
US20120054770A1 (en) High throughput computing in a hybrid computing environment
US20130346985A1 (en) Managing use of a field programmable gate array by multiple processes in an operating system
US20120060168A1 (en) Virtualization system and resource allocation method thereof
WO2012028213A1 (en) Re-scheduling workload in a hybrid computing environment
Brandenburg et al. An overview of interrupt accounting techniques for multiprocessor real-time systems
Ghattas et al. Preemption threshold scheduling: Stack optimality, enhancements and analysis
Suo et al. Preserving i/o prioritization in virtualized oses
JP2008108075A (en) Task switch control method, and computer system
Huh et al. Cross‐layer resource control and scheduling for improving interactivity in Android
CN107624181B (en) Virtual machine management method and apparatus including idling and scheduling of virtual processors
US7225443B2 (en) Stack usage in computer-related operating systems
US10162679B2 (en) Method and system for assigning a computational block of a software program to cores of a multi-processor system
US10846086B2 (en) Method for managing computation tasks on a functionally asymmetric multi-core processor
US9983902B2 (en) System and method for multi-level real-time scheduling analyses
KR101349561B1 (en) Apparatus and method for scheduling partition based criticality
WO2005073853A3 (en) Method of and system for handling deferred execution
Wang et al. Efficient consolidation-aware VCPU scheduling on multicore virtualization platform

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2005702691

Country of ref document: EP

WWW Wipo information: withdrawn in national office

Ref document number: 2005702691

Country of ref document: EP

NENP Non-entry into the national phase

Ref country code: DE

WWW Wipo information: withdrawn in national office

Country of ref document: DE