WO2005031493A3 - Composant a architecture reconfigurable dynamiquement - Google Patents

Composant a architecture reconfigurable dynamiquement Download PDF

Info

Publication number
WO2005031493A3
WO2005031493A3 PCT/FR2004/050473 FR2004050473W WO2005031493A3 WO 2005031493 A3 WO2005031493 A3 WO 2005031493A3 FR 2004050473 W FR2004050473 W FR 2004050473W WO 2005031493 A3 WO2005031493 A3 WO 2005031493A3
Authority
WO
WIPO (PCT)
Prior art keywords
component
dynamically reconfigurable
reconfigurable architecture
data
data processing
Prior art date
Application number
PCT/FR2004/050473
Other languages
English (en)
Other versions
WO2005031493A2 (fr
Inventor
Mickael Guibert
Fabien Clermidy
Thierry Collette
Original Assignee
Commissariat Energie Atomique
Mickael Guibert
Fabien Clermidy
Thierry Collette
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Commissariat Energie Atomique, Mickael Guibert, Fabien Clermidy, Thierry Collette filed Critical Commissariat Energie Atomique
Priority to US10/574,315 priority Critical patent/US7418579B2/en
Priority to EP04816238A priority patent/EP1668530A2/fr
Publication of WO2005031493A2 publication Critical patent/WO2005031493A2/fr
Publication of WO2005031493A3 publication Critical patent/WO2005031493A3/fr

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7867—Architectures of general purpose stored program computers comprising a single central processing unit with reconfigurable architecture

Abstract

L'invention concerne un composant à architecture à gros grain, reconfigurable dynamiquement, pour le traitement de données par des unités de traitement disposées en lignes et interconnectées de façon à permettre un traitement en mode pipeline ou parallèle ou à lignes dépendantes. Tous les types de données peuvent être traitées et le composant peut traiter plusieurs applications simultanément. Le choix du grain, le contrôle à plusieurs niveaux avec ressources d'interconnexion de contrôle limitées et le circuit de distribution de données autorisent la reconfiguration locale ou d'ensemble du composant en un cycle d'horloge.
PCT/FR2004/050473 2003-09-30 2004-09-30 Composant a architecture reconfigurable dynamiquement WO2005031493A2 (fr)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US10/574,315 US7418579B2 (en) 2003-09-30 2004-09-30 Component with a dynamically reconfigurable architecture
EP04816238A EP1668530A2 (fr) 2003-09-30 2004-09-30 Composant a architecture reconfigurable dynamiquement

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR0350622A FR2860313B1 (fr) 2003-09-30 2003-09-30 Composant a architecture reconfigurable dynamiquement
FR0350622 2003-09-30

Publications (2)

Publication Number Publication Date
WO2005031493A2 WO2005031493A2 (fr) 2005-04-07
WO2005031493A3 true WO2005031493A3 (fr) 2005-08-04

Family

ID=34307544

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/FR2004/050473 WO2005031493A2 (fr) 2003-09-30 2004-09-30 Composant a architecture reconfigurable dynamiquement

Country Status (5)

Country Link
US (1) US7418579B2 (fr)
EP (1) EP1668530A2 (fr)
CN (1) CN100416544C (fr)
FR (1) FR2860313B1 (fr)
WO (1) WO2005031493A2 (fr)

Families Citing this family (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8327115B2 (en) * 2006-04-12 2012-12-04 Soft Machines, Inc. Plural matrices of execution units for processing matrices of row dependent instructions in single clock cycle in super or separate mode
US7533249B2 (en) * 2006-10-24 2009-05-12 Panasonic Corporation Reconfigurable integrated circuit, circuit reconfiguration method and circuit reconfiguration apparatus
CN101627365B (zh) 2006-11-14 2017-03-29 索夫特机械公司 多线程架构
EP2175374A1 (fr) * 2008-10-08 2010-04-14 Panasonic Corporation Procédé et appareil pour la configuration d'un réseau extensible
JP5504985B2 (ja) * 2010-03-11 2014-05-28 富士ゼロックス株式会社 データ処理装置
US10228949B2 (en) 2010-09-17 2019-03-12 Intel Corporation Single cycle multi-branch prediction including shadow cache for early far branch prediction
EP2689326B1 (fr) 2011-03-25 2022-11-16 Intel Corporation Fragments de mémoire permettant de prendre en charge une exécution de blocs de codes en utilisant des coeurs virtuels instanciés par des moteurs partitionnables
WO2012135041A2 (fr) 2011-03-25 2012-10-04 Soft Machines, Inc. Segments de fichiers de registre pour prise en charge de l'exécution de blocs de code à l'aide de coeurs virtuels instanciés par des machines partitionnables
TWI533129B (zh) 2011-03-25 2016-05-11 軟體機器公司 使用可分割引擎實體化的虛擬核心執行指令序列程式碼區塊
CN103649931B (zh) 2011-05-20 2016-10-12 索夫特机械公司 用于支持由多个引擎执行指令序列的互连结构
CN103649932B (zh) 2011-05-20 2017-09-26 英特尔公司 资源的分散分配以及用于支持由多个引擎执行指令序列的互连结构
IN2014CN03678A (fr) 2011-11-22 2015-09-25 Soft Machines Inc
EP2783281B1 (fr) 2011-11-22 2020-05-13 Intel Corporation Dispositif d'optimisation accélérée de codes pour un microprocesseur
US9673824B2 (en) 2012-10-26 2017-06-06 Altera Corporation Techniques and circuitry for configuring and calibrating an integrated circuit
US9569216B2 (en) 2013-03-15 2017-02-14 Soft Machines, Inc. Method for populating a source view data structure by using register template snapshots
US10140138B2 (en) 2013-03-15 2018-11-27 Intel Corporation Methods, systems and apparatus for supporting wide and efficient front-end operation with guest-architecture emulation
WO2014150806A1 (fr) 2013-03-15 2014-09-25 Soft Machines, Inc. Procédé d'alimentation de structure de donnees de vues de registre au moyen d'instantanés de modèle de registre
KR101708591B1 (ko) 2013-03-15 2017-02-20 소프트 머신즈, 인크. 블록들로 그룹화된 멀티스레드 명령어들을 실행하기 위한 방법
WO2014150971A1 (fr) 2013-03-15 2014-09-25 Soft Machines, Inc. Procédé de diffusion de dépendances via une structure de données de vue de sources organisée par blocs
US9891924B2 (en) 2013-03-15 2018-02-13 Intel Corporation Method for implementing a reduced size register view data structure in a microprocessor
US9904625B2 (en) 2013-03-15 2018-02-27 Intel Corporation Methods, systems and apparatus for predicting the way of a set associative cache
US10275255B2 (en) 2013-03-15 2019-04-30 Intel Corporation Method for dependency broadcasting through a source organized source view data structure
US9811342B2 (en) 2013-03-15 2017-11-07 Intel Corporation Method for performing dual dispatch of blocks and half blocks
WO2014150991A1 (fr) 2013-03-15 2014-09-25 Soft Machines, Inc. Procédé de mise en œuvre de structure de données de vue de registre à taille réduite dans un microprocesseur
KR20150130510A (ko) 2013-03-15 2015-11-23 소프트 머신즈, 인크. 네이티브 분산된 플래그 아키텍처를 이용하여 게스트 중앙 플래그 아키텍처를 에뮬레이션하는 방법
US9886279B2 (en) 2013-03-15 2018-02-06 Intel Corporation Method for populating and instruction view data structure by using register template snapshots
US9286181B2 (en) 2013-07-31 2016-03-15 Globalfoundries Inc. Apparatus for capturing results of memory testing
DE102014208771A1 (de) * 2014-05-09 2015-11-12 Mobotix Ag Dynamisch konfigurierte Videokamera
US9130559B1 (en) * 2014-09-24 2015-09-08 Xilinx, Inc. Programmable IC with safety sub-system
CN105302525B (zh) * 2015-10-16 2018-01-05 上海交通大学 用于多层次异构结构的可重构处理器的并行处理方法
US10833843B1 (en) * 2015-12-03 2020-11-10 United Services Automobile Association (USAA0 Managing blockchain access
CN107506329B (zh) * 2017-08-18 2018-06-19 浙江大学 一种自动支持循环迭代流水线的粗粒度可重构阵列及其配置方法
EP3938921A4 (fr) * 2019-03-11 2022-12-14 Untether AI Corporation Mémoire de calcul
US20220171829A1 (en) 2019-03-11 2022-06-02 Untether Ai Corporation Computational memory
US11342944B2 (en) 2019-09-23 2022-05-24 Untether Ai Corporation Computational memory with zero disable and error detection
US11468002B2 (en) 2020-02-28 2022-10-11 Untether Ai Corporation Computational memory with cooperation among rows of processing elements and memory thereof
CN113064852B (zh) * 2021-03-24 2022-06-10 珠海一微半导体股份有限公司 一种可重构处理器及配置方法

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5892962A (en) * 1996-11-12 1999-04-06 Lucent Technologies Inc. FPGA-based processor

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5493239A (en) * 1995-01-31 1996-02-20 Motorola, Inc. Circuit and method of configuring a field programmable gate array
US5640106A (en) * 1995-05-26 1997-06-17 Xilinx, Inc. Method and structure for loading data into several IC devices
EP0780017A1 (fr) * 1995-07-10 1997-06-25 Xilinx, Inc. Systeme comprenant un reseau de portes programmable par l'utilisateur et une memoire intelligente
US5778439A (en) * 1995-08-18 1998-07-07 Xilinx, Inc. Programmable logic device with hierarchical confiquration and state storage
US5943242A (en) * 1995-11-17 1999-08-24 Pact Gmbh Dynamically reconfigurable data processing system
US6157210A (en) * 1997-10-16 2000-12-05 Altera Corporation Programmable logic device with circuitry for observing programmable logic circuit signals and for preloading programmable logic circuits
US6091263A (en) * 1997-12-12 2000-07-18 Xilinx, Inc. Rapidly reconfigurable FPGA having a multiple region architecture with reconfiguration caches useable as data RAM
US6127843A (en) * 1997-12-22 2000-10-03 Vantis Corporation Dual port SRAM memory for run time use in FPGA integrated circuits

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5892962A (en) * 1996-11-12 1999-04-06 Lucent Technologies Inc. FPGA-based processor

Non-Patent Citations (4)

* Cited by examiner, † Cited by third party
Title
ALTERA: "FLEX 8000 Programmable Logic Device Family", 1 June 1999, ALTERA, ALTERA, XP002327467 *
FUJII T ET AL: "A dynamically reconfigurable logic engine with a multi-context/multi-mode unified-cell architecture", SOLID-STATE CIRCUITS CONFERENCE, 1999. DIGEST OF TECHNICAL PAPERS. ISSCC. 1999 IEEE INTERNATIONAL SAN FRANCISCO, CA, USA 15-17 FEB. 1999, PISCATAWAY, NJ, USA,IEEE, US, 15 February 1999 (1999-02-15), pages 364 - 365, XP010329783, ISBN: 0-7803-5126-6 *
JOHN L K ET AL: "A DYNAMICALLY RECONFIGURABLE INTERCONNECT FOR ARRAY PROCESSORS", IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, IEEE INC. NEW YORK, US, vol. 6, no. 1, 1 March 1998 (1998-03-01), pages 150 - 157, XP000739209, ISSN: 1063-8210 *
SASSATELLI G ET AL: "Highly scalable dynamically reconfigurable systolic ring-architecture for DSP applications", PROCEEDINGS DESIGN, AUTOMATION AND TEST IN EUROPE, XX, XX, 4 March 2002 (2002-03-04), pages 553 - 558, XP002234644 *

Also Published As

Publication number Publication date
CN1860468A (zh) 2006-11-08
US7418579B2 (en) 2008-08-26
WO2005031493A2 (fr) 2005-04-07
CN100416544C (zh) 2008-09-03
EP1668530A2 (fr) 2006-06-14
US20070113054A1 (en) 2007-05-17
FR2860313B1 (fr) 2005-11-04
FR2860313A1 (fr) 2005-04-01

Similar Documents

Publication Publication Date Title
WO2005031493A3 (fr) Composant a architecture reconfigurable dynamiquement
US6538470B1 (en) Devices and methods with programmable logic and digital signal processing regions
US20180067896A1 (en) Multi-processor with selectively interconnected memory units
JP4971998B2 (ja) 半導体集積回路、プログラム変換装置及びマッピング装置
US11216532B2 (en) Circuitry for high-bandwidth, low-latency machine learning
KR20030096283A (ko) 적응성 연산 집적 회로 및 적응성 연산 방법
US20030135710A1 (en) Reconfigurable processor architectures
Thoma et al. POEtic: an electronic tissue for bio-inspired cellular applications
US11662979B2 (en) Adder circuitry for very large integers
WO2007067275A3 (fr) Système d'accélération vliw utilisant une logique multi-état
WO2006063291A3 (fr) Procedes, architecture et dispositif permettant de mettre en oeuvre des systemes a memoire hierarchique et a intelligence machine
WO2005088535A3 (fr) Appareil de traitement parallele de signaux a impulsions, appareil de reconnaissance de formes et appareil de saisie d'images
WO2017020165A1 (fr) Puce auto-adaptative et procédé de configuration
US20070074001A1 (en) Reconfigurable integrated circuit device
JP5071707B2 (ja) データ処理装置およびその制御方法
CN102662623A (zh) 基于单fpga的并行矩阵乘法器及其实现方法
WO2004010286A2 (fr) Logique de traitement se configurant automatiquement
MY149688A (en) System and method to change data window
EP1520232A2 (fr) Division sur un processeur vectoriel
US20160086640A1 (en) Reconfigurable semiconductor integrated circuit and electronic device
WO2004095191A3 (fr) Reseau de traitement reconfigurable comportant un systeme de commande de temporisation variable
JP4260197B2 (ja) 処理装置
US7260709B2 (en) Processing method and apparatus for implementing systolic arrays
JP3896083B2 (ja) リコンフィギュラブル回路とそれを利用可能な集積回路装置
JP4208751B2 (ja) データフローグラフ処理装置。

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200480028549.6

Country of ref document: CN

AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2004816238

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 2007113054

Country of ref document: US

Ref document number: 10574315

Country of ref document: US

DPEN Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed from 20040101)
WWP Wipo information: published in national office

Ref document number: 2004816238

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 10574315

Country of ref document: US