WO2004064254A3 - A logic circuit - Google Patents

A logic circuit Download PDF

Info

Publication number
WO2004064254A3
WO2004064254A3 PCT/GB2004/000135 GB2004000135W WO2004064254A3 WO 2004064254 A3 WO2004064254 A3 WO 2004064254A3 GB 2004000135 W GB2004000135 W GB 2004000135W WO 2004064254 A3 WO2004064254 A3 WO 2004064254A3
Authority
WO
WIPO (PCT)
Prior art keywords
inputs
control
switching
subcircuit
control output
Prior art date
Application number
PCT/GB2004/000135
Other languages
French (fr)
Other versions
WO2004064254A2 (en
Inventor
Benjamin Earle White
Original Assignee
Arithmatica Ltd
Benjamin Earle White
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Arithmatica Ltd, Benjamin Earle White filed Critical Arithmatica Ltd
Publication of WO2004064254A2 publication Critical patent/WO2004064254A2/en
Publication of WO2004064254A3 publication Critical patent/WO2004064254A3/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/1733—Controllable logic circuits
    • H03K19/1737—Controllable logic circuits using multiplexers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
    • G06F7/607—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers number-of-ones counters, i.e. devices for counting the number of input lines set to ONE among a plurality of input lines, also called bit counters or parallel counters

Abstract

A circuit for selecting one of a second set of binary inputs according to the number of high input signals applied to a first set of binary inputs, the circuit comprising: a first subcircuit having said first set of binary inputs, and logic for generating a set of control output signals, wherein each control output signal represents whether or not the first set of binary inputs has exactly a predetermined number of high input signals, and wherein each control output signal corresponds to a different said predetermined number of high input signals; and a second subcircuit having said second set of binary inputs, a set of control inputs for receiving control output signals from the first subcircuit, and logic comprising a plurality of switching components including one or more pass gates, each said switching component being switchable to connect or isolate one of the second set of inputs to a common output, wherein the control inputs are used to control the switching of the switching components, and wherein the first and second subcircuits are configured such that only one switching component can be switched to connect at any one time.
PCT/GB2004/000135 2003-01-14 2004-01-14 A logic circuit WO2004064254A2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US43985203P 2003-01-14 2003-01-14
US60/439852 2003-01-14

Publications (2)

Publication Number Publication Date
WO2004064254A2 WO2004064254A2 (en) 2004-07-29
WO2004064254A3 true WO2004064254A3 (en) 2004-09-10

Family

ID=31888459

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/GB2004/000135 WO2004064254A2 (en) 2003-01-14 2004-01-14 A logic circuit

Country Status (3)

Country Link
US (1) US6909767B2 (en)
GB (1) GB2398944B (en)
WO (1) WO2004064254A2 (en)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7260595B2 (en) * 2002-12-23 2007-08-21 Arithmatica Limited Logic circuit and method for carry and sum generation and method of designing such a logic circuit
US7725512B1 (en) * 2006-04-26 2010-05-25 Altera Corporation Apparatus and method for performing multiple exclusive or operations using multiplication circuitry
KR100851993B1 (en) * 2007-02-09 2008-08-13 주식회사 하이닉스반도체 Apparatus for supplying overdriving signal
US7468685B1 (en) * 2007-08-20 2008-12-23 Fairchild Semiconductor Corporation Clockless serialization using delay circuits
CN103019126B (en) * 2013-01-05 2018-03-27 范仲金 Numerical control switch system
JP2016086253A (en) * 2014-10-24 2016-05-19 ソニー株式会社 Power-on reset circuit and high frequency communication device
CN105743497B (en) * 2014-12-08 2018-12-07 中芯国际集成电路制造(上海)有限公司 Frequency divider and its method and phaselocked loop and semiconductor device comprising the frequency divider
RU2609743C1 (en) * 2015-09-21 2017-02-02 Олег Александрович Козелков Logic module

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3711692A (en) * 1971-03-15 1973-01-16 Goodyear Aerospace Corp Determination of number of ones in a data field by addition
US5995029A (en) * 1996-11-06 1999-11-30 Hyundai Electronics Industries Co., Ltd. Parallel bit counter using bit sorters
US6430251B1 (en) * 2000-10-24 2002-08-06 Sun Microsystems, Inc. 4-Bit population count circuit
US6470443B1 (en) * 1996-12-31 2002-10-22 Compaq Computer Corporation Pipelined multi-thread processor selecting thread instruction in inter-stage buffer based on count information

Family Cites Families (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3634658A (en) 1970-03-19 1972-01-11 Sperry Rand Corp Parallel bit counter
US3757098A (en) 1972-05-12 1973-09-04 Rca Corp Carry generation means for multiple character adder
US4168530A (en) 1978-02-13 1979-09-18 Burroughs Corporation Multiplication circuit using column compression
JPS6022767B2 (en) 1979-10-01 1985-06-04 株式会社東芝 binary multiplier cell circuit
FR2475250B1 (en) 1980-01-31 1986-04-11 Thomson Csf Mat Tel FAST MULTIPLIER
US4399517A (en) 1981-03-19 1983-08-16 Texas Instruments Incorporated Multiple-input binary adder
US4463344A (en) 1981-12-31 1984-07-31 International Business Machines Corporation Method and apparatus for generating a noiseless sliding block code for a (2,7) channel with rate 1/2
FR2540376B3 (en) 1983-02-04 1987-01-09 Coustenoble Jean P PORTABLE APPARATUS FOR RECORDING ELECTROCARDIOGRAMS
US4703435A (en) 1984-07-16 1987-10-27 International Business Machines Corporation Logic Synthesizer
US4607176A (en) 1984-08-22 1986-08-19 The United States Of America As Represented By The Secretary Of The Air Force Tally cell circuit
JP2506991B2 (en) 1987-09-25 1996-06-12 松下電器産業株式会社 Circuit conversion system, circuit conversion method, inversion logic generation method, and logic design system
KR920007505B1 (en) 1989-02-02 1992-09-04 정호선 Multiplier by using neural network
US5175862A (en) 1989-12-29 1992-12-29 Supercomputer Systems Limited Partnership Method and apparatus for a special purpose arithmetic boolean unit
US5161119A (en) 1990-02-14 1992-11-03 Lsi Logic Corporation Weighted-delay column adder and method of organizing same
US4993421A (en) 1990-07-20 1991-02-19 Thornton William E Cardiac monitoring system
FR2665275B1 (en) 1990-07-27 1992-11-13 France Etat CELLULAR MULTIPLIER IN REVERSE GRADIN TYPE TREE AND ITS MANUFACTURING METHOD.
US5187679A (en) 1991-06-05 1993-02-16 International Business Machines Corporation Generalized 7/3 counters
US5524082A (en) 1991-06-28 1996-06-04 International Business Machines Corporation Redundancy removal using quasi-algebraic methods
US5325320A (en) 1992-05-01 1994-06-28 Seiko Epson Area efficient multiplier for use in an integrated circuit
US5475388A (en) 1992-08-17 1995-12-12 Ricoh Corporation Method and apparatus for using finite state machines to perform channel modulation and error correction and entropy coding
US5272478A (en) 1992-08-17 1993-12-21 Ricoh Corporation Method and apparatus for entropy coding
US5343417A (en) 1992-11-20 1994-08-30 Unisys Corporation Fast multiplier
KR100359965B1 (en) 1995-04-11 2003-03-15 캐논 가부시끼가이샤 Processor, its operation method, and data processor
TW298687B (en) 1995-04-21 1997-02-21 Hitachi Ltd
US6023566A (en) 1997-04-14 2000-02-08 Cadence Design Systems Cluster matching for circuit implementation
US6029187A (en) 1997-10-28 2000-02-22 Atmel Corporation Fast regular multiplier architecture
US5964827A (en) 1997-11-17 1999-10-12 International Business Machines Corporation High-speed binary adder
US6173414B1 (en) 1998-05-12 2001-01-09 Mcdonnell Douglas Corporation Systems and methods for reduced error detection latency using encoded data
US6175852B1 (en) 1998-07-13 2001-01-16 International Business Machines Corporation High-speed binary adder
EP0992882A3 (en) * 1998-10-06 2003-03-05 Texas Instruments Inc. Bit field processor
US6269386B1 (en) 1998-10-14 2001-07-31 Intel Corporation 3X adder
US6490608B1 (en) 1999-12-09 2002-12-03 Synopsys, Inc. Fast parallel multiplier implemented with improved tree reduction schemes
CN1468396A (en) 2000-08-04 2004-01-14 自动平行设计公司 A parallel counter and a logic circuit for performing multiplication
US7136888B2 (en) 2000-08-04 2006-11-14 Arithmatica Limited Parallel counter and a logic circuit for performing multiplication
US6883011B2 (en) 2000-08-04 2005-04-19 Arithmatica Limited Parallel counter and a multiplication logic circuit
GB2365636B (en) 2000-08-04 2005-01-05 Automatic Parallel Designs Ltd A parallel counter and a multiplication logic circuit
US7260595B2 (en) 2002-12-23 2007-08-21 Arithmatica Limited Logic circuit and method for carry and sum generation and method of designing such a logic circuit

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3711692A (en) * 1971-03-15 1973-01-16 Goodyear Aerospace Corp Determination of number of ones in a data field by addition
US5995029A (en) * 1996-11-06 1999-11-30 Hyundai Electronics Industries Co., Ltd. Parallel bit counter using bit sorters
US6470443B1 (en) * 1996-12-31 2002-10-22 Compaq Computer Corporation Pipelined multi-thread processor selecting thread instruction in inter-stage buffer based on count information
US6430251B1 (en) * 2000-10-24 2002-08-06 Sun Microsystems, Inc. 4-Bit population count circuit

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
U. TIETZE, C. SCHENK: "Halbleiterschaltungstechnik", 1993, SPRINGER VERLAG, 10. AUFLAGE BERLIN, XP002284919, 561846 *

Also Published As

Publication number Publication date
GB2398944A (en) 2004-09-01
WO2004064254A2 (en) 2004-07-29
GB2398944B (en) 2005-07-20
US6909767B2 (en) 2005-06-21
US20040201411A1 (en) 2004-10-14
GB0400799D0 (en) 2004-02-18

Similar Documents

Publication Publication Date Title
US5796267A (en) Tri-Statable input/output circuitry for programmable logic
KR100714874B1 (en) Delay line circuit having adjustable delay step and delay cell for the same
US6873182B2 (en) Programmable logic devices having enhanced cascade functions to provide increased flexibility
US8581624B2 (en) Integrated circuits with multi-stage logic regions
US7138844B2 (en) Variable delay circuitry
KR102268023B1 (en) Circuits for and methods of providing voltage level shifting in an integrated circuit device
WO2004064254A3 (en) A logic circuit
WO2004075403A3 (en) Electronic circuit with array of programmable logic cells
US7253660B1 (en) Multiplexing device including a hardwired multiplexer in a programmable logic device
US6605959B1 (en) Structure and method for implementing wide multiplexers
KR100390242B1 (en) Input buffer
WO2000059112A3 (en) Multiplier circuit
GB2437990B (en) Frequency divider circuits
TW350166B (en) Multiple synchroneous delay circuit
CA2032519A1 (en) Avoiding latent errors in a logic network for majority select ion of binary signals
KR20180116117A (en) Logic block architecture for programmable gate array
WO2009063527A3 (en) Logic gate with a reduced number of switches, especially for applications in integrated circuits
US7969220B2 (en) Delay circuit
US6646465B2 (en) Programmable logic device including bi-directional shift register
KR19980036007A (en) Comparator
US6982589B2 (en) Multi-stage multiplexer
US5936425A (en) Tri-statable input/output circuitry for programmable logic
US6630846B2 (en) Modified charge recycling differential logic
US7245149B2 (en) Dynamic programmable logic array having enable unit
US20030141902A1 (en) Method for increasing the load capacity of full-rail differential logic

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): BW GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
122 Ep: pct application non-entry in european phase