WO2004003750A3 - Error detection/correction code which detects component failure and which provides single bit error correction upon such detection - Google Patents

Error detection/correction code which detects component failure and which provides single bit error correction upon such detection Download PDF

Info

Publication number
WO2004003750A3
WO2004003750A3 PCT/US2003/013751 US0313751W WO2004003750A3 WO 2004003750 A3 WO2004003750 A3 WO 2004003750A3 US 0313751 W US0313751 W US 0313751W WO 2004003750 A3 WO2004003750 A3 WO 2004003750A3
Authority
WO
WIPO (PCT)
Prior art keywords
detection
correction
data block
single bit
check
Prior art date
Application number
PCT/US2003/013751
Other languages
French (fr)
Other versions
WO2004003750A2 (en
Inventor
Robert E Cypher
Original Assignee
Sun Microsystems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sun Microsystems Inc filed Critical Sun Microsystems Inc
Priority to KR10-2004-7003075A priority Critical patent/KR20040064259A/en
Priority to GB0404112A priority patent/GB2395326A/en
Priority to AU2003241348A priority patent/AU2003241348A1/en
Publication of WO2004003750A2 publication Critical patent/WO2004003750A2/en
Publication of WO2004003750A3 publication Critical patent/WO2004003750A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/38—Response verification devices
    • G11C29/42—Response verification devices using error correcting codes [ECC] or parity check

Abstract

A memory controller comprises a check bit encoder circuit and a check/correct circuit. The check bit encoder circuit is coupled to receive a data block to be written to a memory comprising a plurality of memory devices, and is configured to encode the data block with a plurality of check bits to generate an encoded data block. The plurality of check bits are defined to provide at least: (i) detection and correction of a failure of one of the plurality of memory devices; and (ii) detection and correction of a single bit error in the encoded data block following detection of the failure of one of the plurality of memory devices. The check/correct circuit is coupled to receive the encoded data block from the memory and is configured to decode the encoded data block and perform at least the detection of (i) and (ii) on the encoded data block.
PCT/US2003/013751 2002-06-28 2003-05-01 Error detection/correction code which detects component failure and which provides single bit error correction upon such detection WO2004003750A2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
KR10-2004-7003075A KR20040064259A (en) 2002-06-28 2003-05-01 Error detection/correction code which detects and corrects component failure and which provides single bit error correction subsequent to component failure
GB0404112A GB2395326A (en) 2002-06-28 2003-05-01 Error detection/correction code which detects and corrects component failure and which provides single bit error correction subsequent to component failure
AU2003241348A AU2003241348A1 (en) 2002-06-28 2003-05-01 Error detection/correction code which detects component failure and which provides single bit error correction upon such detection

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/185,265 US6973613B2 (en) 2002-06-28 2002-06-28 Error detection/correction code which detects and corrects component failure and which provides single bit error correction subsequent to component failure
US10/185,265 2002-06-28

Publications (2)

Publication Number Publication Date
WO2004003750A2 WO2004003750A2 (en) 2004-01-08
WO2004003750A3 true WO2004003750A3 (en) 2004-06-10

Family

ID=29779582

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2003/013751 WO2004003750A2 (en) 2002-06-28 2003-05-01 Error detection/correction code which detects component failure and which provides single bit error correction upon such detection

Country Status (5)

Country Link
US (1) US6973613B2 (en)
KR (1) KR20040064259A (en)
AU (1) AU2003241348A1 (en)
GB (1) GB2395326A (en)
WO (1) WO2004003750A2 (en)

Families Citing this family (140)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7779285B2 (en) * 2003-02-18 2010-08-17 Oracle America, Inc. Memory system including independent isolated power for each memory module
US7475326B2 (en) * 2003-06-27 2009-01-06 Maxwell Technologies, Inc. Error detection and correction method and system for memory devices
US7530008B2 (en) * 2003-08-08 2009-05-05 Sun Microsystems, Inc. Scalable-chip-correct ECC scheme
US7188296B1 (en) 2003-10-30 2007-03-06 Sun Microsystems, Inc. ECC for component failures using Galois fields
US7404118B1 (en) 2004-09-02 2008-07-22 Sun Microsystems, Inc. Memory error analysis for determining potentially faulty memory components
US7353437B2 (en) * 2004-10-29 2008-04-01 Micron Technology, Inc. System and method for testing a memory for a memory failure exhibited by a failing memory
US7412642B2 (en) * 2005-03-09 2008-08-12 Sun Microsystems, Inc. System and method for tolerating communication lane failures
US20060256615A1 (en) * 2005-05-10 2006-11-16 Larson Thane M Horizontal and vertical error correction coding (ECC) system and method
US7478307B1 (en) 2005-05-19 2009-01-13 Sun Microsystems, Inc. Method for improving un-correctable errors in a computer system
JP4864395B2 (en) * 2005-09-13 2012-02-01 株式会社東芝 Semiconductor memory device
US7676554B1 (en) 2005-09-15 2010-03-09 Juniper Networks, Inc. Network acceleration device having persistent in-memory cache
US7644108B1 (en) 2005-09-15 2010-01-05 Juniper Networks, Inc. Network acceleration device cache supporting multiple historical versions of content
US7979509B1 (en) 2005-09-15 2011-07-12 Juniper Networks, Inc. Clustered network acceleration devices having shared cache
US8291295B2 (en) 2005-09-26 2012-10-16 Sandisk Il Ltd. NAND flash memory controller exporting a NAND interface
US7523342B1 (en) 2005-10-28 2009-04-21 Sun Microsystems, Inc. Data and control integrity for transactions in a computer system
JP4643479B2 (en) * 2006-03-22 2011-03-02 株式会社東芝 ACCESS CONTROL DEVICE, ACCESS CONTROL SYSTEM, PROCESSOR, ACCESS CONTROL METHOD, AND MEMORY ACCESS CONTROL METHOD
US7506226B2 (en) 2006-05-23 2009-03-17 Micron Technology, Inc. System and method for more efficiently using error correction codes to facilitate memory device testing
US8024639B2 (en) 2006-06-23 2011-09-20 Schweitzer Engineering Laboratories, Inc. Software and methods to detect and correct data structure
US8069377B2 (en) 2006-06-26 2011-11-29 Micron Technology, Inc. Integrated circuit having memory array including ECC and column redundancy and method of operating the same
US7676729B2 (en) * 2006-08-23 2010-03-09 Sun Microsystems, Inc. Data corruption avoidance in DRAM chip sparing
US20080155293A1 (en) * 2006-09-29 2008-06-26 Schweitzer Engineering Laboratories, Inc. Apparatus, systems and methods for reliably detecting faults within a power distribution system
US20080080114A1 (en) * 2006-09-29 2008-04-03 Schweitzer Engineering Laboratories, Inc. Apparatus, systems and methods for reliably detecting faults within a power distribution system
WO2008099502A1 (en) * 2007-02-16 2008-08-21 Advantest Corporation Tester
JP2008287404A (en) * 2007-05-16 2008-11-27 Hitachi Ltd Apparatus for detecting and recovering data corruption in reading in non-access memory cell, and method thereof
US8055975B2 (en) * 2007-06-05 2011-11-08 Apple Inc. Combined single error correction/device kill detection code
US20080309532A1 (en) * 2007-06-12 2008-12-18 Silicon Optronics, Inc. Solid-state imaging device and method of manufacturing thereof
US8140945B2 (en) * 2008-05-23 2012-03-20 Oracle America, Inc. Hard component failure detection and correction
US8327224B2 (en) * 2009-04-16 2012-12-04 Micron Technology, Inc. Data recovery in a solid state storage system
US20110040924A1 (en) * 2009-08-11 2011-02-17 Selinger Robert D Controller and Method for Detecting a Transmission Error Over a NAND Interface Using Error Detection Code
US20110041005A1 (en) * 2009-08-11 2011-02-17 Selinger Robert D Controller and Method for Providing Read Status and Spare Block Management Information in a Flash Memory System
US8327225B2 (en) * 2010-01-04 2012-12-04 Micron Technology, Inc. Error correction in a stacked memory
US8677203B1 (en) * 2010-01-11 2014-03-18 Apple Inc. Redundant data storage schemes for multi-die memory systems
US8751912B1 (en) * 2010-01-12 2014-06-10 Marvell International Ltd. Layered low density parity check decoder
KR20110100739A (en) * 2010-03-05 2011-09-15 삼성전자주식회사 Operating method of nonvolatile memory device, operating method of controller and operating method of memory system including nonvolatile memory device and controller
US9288089B2 (en) 2010-04-30 2016-03-15 Ecole Polytechnique Federale De Lausanne (Epfl) Orthogonal differential vector signaling
US9450744B2 (en) 2010-05-20 2016-09-20 Kandou Lab, S.A. Control loop management and vector signaling code communications links
US8593305B1 (en) 2011-07-05 2013-11-26 Kandou Labs, S.A. Efficient processing and detection of balanced codes
US9479369B1 (en) 2010-05-20 2016-10-25 Kandou Labs, S.A. Vector signaling codes with high pin-efficiency for chip-to-chip communication and storage
US9596109B2 (en) 2010-05-20 2017-03-14 Kandou Labs, S.A. Methods and systems for high bandwidth communications interface
US9106238B1 (en) 2010-12-30 2015-08-11 Kandou Labs, S.A. Sorting decoder
US9564994B2 (en) * 2010-05-20 2017-02-07 Kandou Labs, S.A. Fault tolerant chip-to-chip communication with advanced voltage
US9077386B1 (en) 2010-05-20 2015-07-07 Kandou Labs, S.A. Methods and systems for selection of unions of vector signaling codes for power and pin efficient chip-to-chip communication
US9401828B2 (en) 2010-05-20 2016-07-26 Kandou Labs, S.A. Methods and systems for low-power and pin-efficient communications with superposition signaling codes
US9362962B2 (en) 2010-05-20 2016-06-07 Kandou Labs, S.A. Methods and systems for energy-efficient communications interface
US9985634B2 (en) 2010-05-20 2018-05-29 Kandou Labs, S.A. Data-driven voltage regulator
US9106220B2 (en) 2010-05-20 2015-08-11 Kandou Labs, S.A. Methods and systems for high bandwidth chip-to-chip communications interface
US9246713B2 (en) 2010-05-20 2016-01-26 Kandou Labs, S.A. Vector signaling with reduced receiver complexity
US9251873B1 (en) 2010-05-20 2016-02-02 Kandou Labs, S.A. Methods and systems for pin-efficient memory controller interface using vector signaling codes for chip-to-chip communications
US9288082B1 (en) 2010-05-20 2016-03-15 Kandou Labs, S.A. Circuits for efficient detection of vector signaling codes for chip-to-chip communication using sums of differences
US9667379B2 (en) 2010-06-04 2017-05-30 Ecole Polytechnique Federale De Lausanne (Epfl) Error control coding for orthogonal differential vector signaling
US8441768B2 (en) 2010-09-08 2013-05-14 Schweitzer Engineering Laboratories Inc Systems and methods for independent self-monitoring
KR101326011B1 (en) * 2010-10-29 2013-11-07 엠파이어 테크놀로지 디벨롭먼트 엘엘씨 Advanced data encoding with reduced erasure count for solid state drives
US9275720B2 (en) 2010-12-30 2016-03-01 Kandou Labs, S.A. Differential vector storage for dynamic random access memory
US9058291B2 (en) 2011-02-28 2015-06-16 International Business Machines Corporation Multiple erasure correcting codes for storage arrays
US8433979B2 (en) 2011-02-28 2013-04-30 International Business Machines Corporation Nested multiple erasure correcting codes for storage arrays
JP5601256B2 (en) * 2011-03-20 2014-10-08 富士通株式会社 Memory controller and information processing apparatus
US8756363B2 (en) 2011-07-07 2014-06-17 Oracle International Corporation Efficient storage of memory version data
CN102436852A (en) * 2012-01-06 2012-05-02 北京航空航天大学 Data checking and correcting method for correcting fixed errors
US8874995B2 (en) 2012-02-02 2014-10-28 International Business Machines Corporation Partial-maximum distance separable (PMDS) erasure correcting codes for storage arrays
US9007731B2 (en) 2012-03-26 2015-04-14 Schweitzer Engineering Laboratories, Inc. Leveraging inherent redundancy in a multifunction IED
WO2013147913A1 (en) * 2012-03-31 2013-10-03 Intel Corporation Delay-compensated error indication signal
US9268683B1 (en) 2012-05-14 2016-02-23 Kandou Labs, S.A. Storage method and apparatus for random access memory using codeword storage
CN102915768B (en) * 2012-10-01 2016-05-04 中国科学院近代物理研究所 The fault-tolerant devices and methods therefor of triplication redundancy based on EDAC module to memory
US9043559B2 (en) 2012-10-23 2015-05-26 Oracle International Corporation Block memory engine with memory corruption detection
US9246516B2 (en) * 2012-12-20 2016-01-26 Intel Corporation Techniques for error correction of encoded data
KR101741346B1 (en) 2013-01-11 2017-06-15 엠파이어 테크놀로지 디벨롭먼트 엘엘씨 Page allocation for flash memories
CN104995612B (en) 2013-01-17 2020-01-03 康杜实验室公司 Inter-chip communication method and system with low synchronous switching noise
KR101742462B1 (en) 2013-02-27 2017-06-01 엠파이어 테크놀로지 디벨롭먼트 엘엘씨 Linear programming based decoding for memory devices
US10212049B2 (en) 2013-03-14 2019-02-19 Time Warner Cable Enterprises Llc Apparatus and methods for managing service delivery telemetry
KR102241045B1 (en) 2013-04-16 2021-04-19 칸도우 랩스 에스에이 Methods and systems for high bandwidth communications interface
US9430324B2 (en) * 2013-05-24 2016-08-30 Rambus Inc. Memory repair method and apparatus based on error code tracking
EP2997704B1 (en) 2013-06-25 2020-12-16 Kandou Labs S.A. Vector signaling with reduced receiver complexity
CN104347122B (en) * 2013-07-31 2017-08-04 华为技术有限公司 A kind of access method and device of message type memory modules
WO2015016877A1 (en) * 2013-07-31 2015-02-05 Hewlett-Packard Development Company, L.P. Memory unit
US9898365B2 (en) 2013-07-31 2018-02-20 Hewlett Packard Enterprise Development Lp Global error correction
US9106465B2 (en) 2013-11-22 2015-08-11 Kandou Labs, S.A. Multiwire linear equalizer for vector signaling code receiver
WO2015088476A1 (en) 2013-12-09 2015-06-18 Hewlett-Packard Development Company, L.P. Memory erasure information in cache lines
US9859925B2 (en) 2013-12-13 2018-01-02 Empire Technology Development Llc Low-complexity flash memory data-encoding techniques using simplified belief propagation
US9806761B1 (en) 2014-01-31 2017-10-31 Kandou Labs, S.A. Methods and systems for reduction of nearest-neighbor crosstalk
WO2015117102A1 (en) 2014-02-02 2015-08-06 Kandou Labs SA Method and apparatus for low power chip-to-chip communications with constrained isi ratio
US9369312B1 (en) 2014-02-02 2016-06-14 Kandou Labs, S.A. Low EMI signaling for parallel conductor interfaces
EP3111607B1 (en) 2014-02-28 2020-04-08 Kandou Labs SA Clock-embedded vector signaling codes
US9672298B2 (en) 2014-05-01 2017-06-06 Oracle International Corporation Precise excecution of versioned store instructions
US9509437B2 (en) 2014-05-13 2016-11-29 Kandou Labs, S.A. Vector signaling code with improved noise margin
US9148087B1 (en) 2014-05-16 2015-09-29 Kandou Labs, S.A. Symmetric is linear equalization circuit with increased gain
US9852806B2 (en) 2014-06-20 2017-12-26 Kandou Labs, S.A. System for generating a test pattern to detect and isolate stuck faults for an interface using transition coding
US9112550B1 (en) 2014-06-25 2015-08-18 Kandou Labs, SA Multilevel driver for high speed chip-to-chip communications
KR102288337B1 (en) 2014-07-10 2021-08-11 칸도우 랩스 에스에이 Vector signaling codes with increased signal to noise characteristics
US9432082B2 (en) 2014-07-17 2016-08-30 Kandou Labs, S.A. Bus reversable orthogonal differential vector signaling codes
US9444654B2 (en) 2014-07-21 2016-09-13 Kandou Labs, S.A. Multidrop data transfer
KR101949964B1 (en) 2014-08-01 2019-02-20 칸도우 랩스 에스에이 Orthogonal differential vector signaling codes with embedded clock
US9477548B2 (en) * 2014-08-01 2016-10-25 Freescale Semiconductor, Inc. Error repair location cache
US9195593B1 (en) 2014-09-27 2015-11-24 Oracle International Corporation Hardware assisted object memory migration
US9674014B2 (en) 2014-10-22 2017-06-06 Kandou Labs, S.A. Method and apparatus for high speed chip-to-chip communications
CN105988714A (en) * 2015-02-01 2016-10-05 复旦大学 Radiation-resistant fault-tolerant SRAM (static random access memory) storage array and making method thereof
US9691505B2 (en) * 2015-03-27 2017-06-27 Intel Corporation Dynamic application of error correction code (ECC) based on error type
KR102296738B1 (en) * 2015-06-01 2021-09-01 삼성전자 주식회사 Semiconductor memory device, memory system including the same, and method of error correction of the same
WO2016210445A1 (en) 2015-06-26 2016-12-29 Kandou Labs, S.A. High speed communications system
US9557760B1 (en) 2015-10-28 2017-01-31 Kandou Labs, S.A. Enhanced phase interpolation circuit
US9577815B1 (en) 2015-10-29 2017-02-21 Kandou Labs, S.A. Clock data alignment system for vector signaling code communications link
US10055372B2 (en) 2015-11-25 2018-08-21 Kandou Labs, S.A. Orthogonal differential vector signaling codes with embedded clock
EP3408935B1 (en) 2016-01-25 2023-09-27 Kandou Labs S.A. Voltage sampler driver with enhanced high-frequency gain
US10224967B2 (en) * 2016-02-10 2019-03-05 ScaleFlux Protecting in-memory immutable objects through hybrid hardware/software-based memory fault tolerance
US10003454B2 (en) 2016-04-22 2018-06-19 Kandou Labs, S.A. Sampler with low input kickback
EP3826184A1 (en) 2016-04-22 2021-05-26 Kandou Labs, S.A. High performance phase locked loop
EP3449606A4 (en) 2016-04-28 2019-11-27 Kandou Labs S.A. Low power multilevel driver
US10153591B2 (en) 2016-04-28 2018-12-11 Kandou Labs, S.A. Skew-resistant multi-wire channel
CN109313622B (en) 2016-04-28 2022-04-15 康杜实验室公司 Vector signaling code for dense routing line groups
US10122384B2 (en) * 2016-05-18 2018-11-06 Arm Limited Logical interleaver
US9906358B1 (en) 2016-08-31 2018-02-27 Kandou Labs, S.A. Lock detector for phase lock loop
US10411922B2 (en) 2016-09-16 2019-09-10 Kandou Labs, S.A. Data-driven phase detector element for phase locked loops
US10200188B2 (en) 2016-10-21 2019-02-05 Kandou Labs, S.A. Quadrature and duty cycle error correction in matrix phase lock loop
US10200218B2 (en) 2016-10-24 2019-02-05 Kandou Labs, S.A. Multi-stage sampler with increased gain
US10372665B2 (en) 2016-10-24 2019-08-06 Kandou Labs, S.A. Multiphase data receiver with distributed DFE
US10585732B1 (en) * 2017-01-11 2020-03-10 Seagate Technology Llc Error categorization based on bit information
CN110741562B (en) 2017-04-14 2022-11-04 康杜实验室公司 Pipelined forward error correction for vector signaling code channels
US10116468B1 (en) 2017-06-28 2018-10-30 Kandou Labs, S.A. Low power chip-to-chip bidirectional communications
US10686583B2 (en) 2017-07-04 2020-06-16 Kandou Labs, S.A. Method for measuring and correcting multi-wire skew
US10693587B2 (en) 2017-07-10 2020-06-23 Kandou Labs, S.A. Multi-wire permuted forward error correction
US10203226B1 (en) 2017-08-11 2019-02-12 Kandou Labs, S.A. Phase interpolation circuit
US10326623B1 (en) 2017-12-08 2019-06-18 Kandou Labs, S.A. Methods and systems for providing multi-stage distributed decision feedback equalization
US10554380B2 (en) 2018-01-26 2020-02-04 Kandou Labs, S.A. Dynamically weighted exclusive or gate having weighted output segments for phase detection and phase interpolation
US11184446B2 (en) 2018-12-05 2021-11-23 Micron Technology, Inc. Methods and apparatus for incentivizing participation in fog networks
US11013043B2 (en) 2019-01-08 2021-05-18 Micron Technology, Inc. Methods and apparatus for routine based fog networking
US11327551B2 (en) 2019-02-14 2022-05-10 Micron Technology, Inc. Methods and apparatus for characterizing memory devices
US11256778B2 (en) 2019-02-14 2022-02-22 Micron Technology, Inc. Methods and apparatus for checking the results of characterized memory searches
US10957416B2 (en) * 2019-02-14 2021-03-23 Micron Technology, Inc. Methods and apparatus for maintaining characterized memory devices
US11335430B2 (en) 2019-03-26 2022-05-17 Rambus Inc. Error remapping
US10867655B1 (en) 2019-07-08 2020-12-15 Micron Technology, Inc. Methods and apparatus for dynamically adjusting performance of partitioned memory
US11449577B2 (en) 2019-11-20 2022-09-20 Micron Technology, Inc. Methods and apparatus for performing video processing matrix operations within a memory array
US11853385B2 (en) 2019-12-05 2023-12-26 Micron Technology, Inc. Methods and apparatus for performing diversity matrix operations within a memory array
US11409592B2 (en) 2020-02-13 2022-08-09 Baker Hughes Oilfield Operations Llc Methods of predicting electronic component failures in an earth-boring tool and related systems and apparatus
US11601137B2 (en) * 2020-06-18 2023-03-07 Intel Corporation ECC memory chip encoder and decoder
US11494264B2 (en) 2020-07-28 2022-11-08 Micron Technology, Inc. Generating a protected and balanced codeword
US11567831B2 (en) 2020-07-28 2023-01-31 Micron Technology, Inc. Generating a protected and balanced codeword
US11237906B1 (en) 2020-07-28 2022-02-01 Micron Technology, Inc. Generating a balanced codeword protected by an error correction code
US11323362B2 (en) 2020-08-07 2022-05-03 Schweitzer Engineering Laboratories, Inc. Resilience to single event upsets in software defined networks
KR20220060156A (en) 2020-11-04 2022-05-11 삼성전자주식회사 Semiconductor memory devices and method of operating semiconductor memory devices
US11356197B1 (en) 2021-03-19 2022-06-07 Kandou Labs SA Error-tolerant forward error correction ordered set message decoder
CN117280315A (en) * 2021-05-27 2023-12-22 美光科技公司 Memory bank protection

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5757823A (en) * 1995-10-03 1998-05-26 International Business Machines Corporation Error detection and correction for four-bit-per-chip memory system
US5867642A (en) * 1995-08-10 1999-02-02 Dell Usa, L.P. System and method to coherently and dynamically remap an at-risk memory area by simultaneously writing two memory areas

Family Cites Families (60)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4434459A (en) * 1980-04-25 1984-02-28 Data General Corporation Data processing system having instruction responsive apparatus for both a basic and an extended instruction set
US4376300A (en) * 1981-01-02 1983-03-08 Intel Corporation Memory system employing mostly good memories
US4584681A (en) * 1983-09-02 1986-04-22 International Business Machines Corporation Memory correction scheme using spare arrays
US4604751A (en) * 1984-06-29 1986-08-05 International Business Machines Corporation Error logging memory system for avoiding miscorrection of triple errors
US4617664A (en) * 1984-06-29 1986-10-14 International Business Machines Corporation Error correction for multiple bit output chips
US5228046A (en) 1989-03-10 1993-07-13 International Business Machines Fault tolerant computer memory systems and components employing dual level error correction and detection with disablement feature
US5058115A (en) * 1989-03-10 1991-10-15 International Business Machines Corp. Fault tolerant computer memory systems and components employing dual level error correction and detection with lock-up feature
JPH0814985B2 (en) * 1989-06-06 1996-02-14 富士通株式会社 Semiconductor memory device
US5077737A (en) * 1989-08-18 1991-12-31 Micron Technology, Inc. Method and apparatus for storing digital data in off-specification dynamic random access memory devices
EP0459521B1 (en) * 1990-06-01 1997-03-12 Nec Corporation Semiconductor memory device with a redundancy circuit
US5164944A (en) * 1990-06-08 1992-11-17 Unisys Corporation Method and apparatus for effecting multiple error correction in a computer memory
US5251219A (en) * 1990-09-10 1993-10-05 Advanced Micro Devices, Inc. Error detection and correction circuit
US5291496A (en) * 1990-10-18 1994-03-01 The United States Of America As Represented By The United States Department Of Energy Fault-tolerant corrector/detector chip for high-speed data processing
US5276834A (en) * 1990-12-04 1994-01-04 Micron Technology, Inc. Spare memory arrangement
US5233614A (en) * 1991-01-07 1993-08-03 International Business Machines Corporation Fault mapping apparatus for memory
US5379411A (en) * 1991-11-15 1995-01-03 Fujitsu Limited Fault indication in a storage device array
US6367046B1 (en) * 1992-09-23 2002-04-02 International Business Machines Corporation Multi-bit error correction system
US5490155A (en) * 1992-10-02 1996-02-06 Compaq Computer Corp. Error correction system for n bits using error correcting code designed for fewer than n bits
US5463644A (en) * 1992-11-13 1995-10-31 Unisys Corporation Resilient storage system
US5909541A (en) * 1993-07-14 1999-06-01 Honeywell Inc. Error detection and correction for data stored across multiple byte-wide memory devices
GB2289779B (en) * 1994-05-24 1999-04-28 Intel Corp Method and apparatus for automatically scrubbing ECC errors in memory via hardware
EP0721162A2 (en) * 1995-01-06 1996-07-10 Hewlett-Packard Company Mirrored memory dual controller disk storage system
US5812564A (en) * 1995-05-08 1998-09-22 Western Digital Corporation Disk drive with embedded finite field processor for error correction
US5640353A (en) * 1995-12-27 1997-06-17 Act Corporation External compensation apparatus and method for fail bit dynamic random access memory
US5758056A (en) * 1996-02-08 1998-05-26 Barr; Robert C. Memory system having defective address identification and replacement
JP3862330B2 (en) * 1996-05-22 2006-12-27 富士通株式会社 Semiconductor memory device
US5864569A (en) * 1996-10-18 1999-01-26 Micron Technology, Inc. Method and apparatus for performing error correction on data read from a multistate memory
US6038680A (en) * 1996-12-11 2000-03-14 Compaq Computer Corporation Failover memory for a computer system
US6076182A (en) * 1996-12-16 2000-06-13 Micron Electronics, Inc. Memory fault correction system and method
US5978952A (en) * 1996-12-31 1999-11-02 Intel Corporation Time-distributed ECC scrubbing to correct memory errors
US5923682A (en) * 1997-01-29 1999-07-13 Micron Technology, Inc. Error correction chip for memory applications
US5872790A (en) * 1997-02-28 1999-02-16 International Business Machines Corporation ECC memory multi-bit error generator
JPH10302497A (en) * 1997-04-28 1998-11-13 Fujitsu Ltd Substitution method of faulty address, semiconductor memory device, semiconductor device
DE69827949T2 (en) * 1997-07-28 2005-10-27 Intergraph Hardware Technologies Co., Las Vegas DEVICE AND METHOD FOR DETECTING AND REPORTING MEMORY ERRORS
US6065102A (en) * 1997-09-12 2000-05-16 Adaptec, Inc. Fault tolerant multiple client memory arbitration system capable of operating multiple configuration types
US5953265A (en) * 1997-09-29 1999-09-14 Emc Corporation Memory having error detection and correction
US6223301B1 (en) * 1997-09-30 2001-04-24 Compaq Computer Corporation Fault tolerant memory
US5987628A (en) * 1997-11-26 1999-11-16 Intel Corporation Method and apparatus for automatically correcting errors detected in a memory subsystem
US6018817A (en) * 1997-12-03 2000-01-25 International Business Machines Corporation Error correcting code retrofit method and apparatus for multiple memory configurations
KR100266748B1 (en) * 1997-12-31 2000-10-02 윤종용 Semiconductor memory device and error correction method thereof
US6044483A (en) * 1998-01-29 2000-03-28 International Business Machines Corporation Error propagation operating mode for error correcting code retrofit apparatus
US6052818A (en) * 1998-02-27 2000-04-18 International Business Machines Corporation Method and apparatus for ECC bus protection in a computer system with non-parity memory
US6070255A (en) * 1998-05-28 2000-05-30 International Business Machines Corporation Error protection power-on-self-test for memory cards having ECC on board
US6505305B1 (en) * 1998-07-16 2003-01-07 Compaq Information Technologies Group, L.P. Fail-over of multiple memory blocks in multiple memory modules in computer system
US6167495A (en) * 1998-08-27 2000-12-26 Micron Technology, Inc. Method and apparatus for detecting an initialization signal and a command packet error in packetized dynamic random access memories
US6301780B1 (en) * 1998-09-16 2001-10-16 Positech International, Inc. Method for recording an aviation oil cooler
US6301680B1 (en) * 1998-09-24 2001-10-09 Sun Microsystems, Inc. Technique for correcting single-bit errors and detecting paired double-bit errors
US6233716B1 (en) * 1998-09-24 2001-05-15 Sun Microsystems, Inc. Technique for partitioning data to correct memory part failures
US6282686B1 (en) * 1998-09-24 2001-08-28 Sun Microsystems, Inc. Technique for sharing parity over multiple single-error correcting code words
US6141789A (en) * 1998-09-24 2000-10-31 Sun Microsystems, Inc. Technique for detecting memory part failures and single, double, and triple bit errors
WO2000041182A1 (en) * 1998-12-30 2000-07-13 Intel Corporation Memory array organization
JP2000215687A (en) * 1999-01-21 2000-08-04 Fujitsu Ltd Memory device having redundant cell
US6393597B1 (en) * 1999-06-01 2002-05-21 Sun Microsystems, Inc. Mechanism for decoding linearly-shifted codes to facilitate correction of bit errors due to component failures
US6473880B1 (en) * 1999-06-01 2002-10-29 Sun Microsystems, Inc. System and method for protecting data and correcting bit errors due to component failures
US6453440B1 (en) * 1999-08-04 2002-09-17 Sun Microsystems, Inc. System and method for detecting double-bit errors and for correcting errors due to component failures
US6181614B1 (en) * 1999-11-12 2001-01-30 International Business Machines Corporation Dynamic repair of redundant memory array
US6447682B1 (en) * 2001-07-03 2002-09-10 David A. Flowers Process and system for enhanced nitrogen removal in a wetland wastewater treatment facility
US7051264B2 (en) * 2001-11-14 2006-05-23 Monolithic System Technology, Inc. Error correcting memory and method of operating same
US7131050B2 (en) * 2002-02-28 2006-10-31 Lsi Logic Corporation Optimized read performance method using metadata to protect against drive anomaly errors in a storage array
US6959413B2 (en) * 2002-06-18 2005-10-25 Lsi Logic Corporation Method of handling unreadable blocks during rebuilding of a RAID device

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5867642A (en) * 1995-08-10 1999-02-02 Dell Usa, L.P. System and method to coherently and dynamically remap an at-risk memory area by simultaneously writing two memory areas
US5757823A (en) * 1995-10-03 1998-05-26 International Business Machines Corporation Error detection and correction for four-bit-per-chip memory system

Non-Patent Citations (4)

* Cited by examiner, † Cited by third party
Title
"CONCURRENT ON-LINE ARRAY CHIP SPARING FROM SCRUB-ASSISTED FAULT DATA", IBM TECHNICAL DISCLOSURE BULLETIN, IBM CORP. NEW YORK, US, vol. 34, no. 7A, 1 December 1991 (1991-12-01), pages 16 - 19, XP000255447, ISSN: 0018-8689 *
"MEMORY CHIP FAILURE-DETECTION MECHANISM", IBM TECHNICAL DISCLOSURE BULLETIN, IBM CORP. NEW YORK, US, vol. 33, no. 10A, 1 March 1991 (1991-03-01), pages 240 - 242, XP000110029, ISSN: 0018-8689 *
JOHANSSON R: "TWO ERROR-DETECTING AND CORRECTING CIRCUITS FOR SPACE APPLICATIONS", PROCEEDINGS OF THE 26TH. INTERNATIONAL SYMPOSIUM ON FAULT-TOLERANT COMPUTING. SENDAI, JP., JUNE 25 - 27, 1996, PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON FAULT-TOLERANT COMPUTING, LOS ALAMITOS, IEEE COMP. SOC. PRESS, US, vol. CONF. 26, 25 June 1996 (1996-06-25), pages 436 - 439, XP000679309, ISBN: 0-8186-7261-7 *
SAXENA N ET AL: "Error detection and handling in a superscalar, speculative out-of-order execution processor system", TWENTY-FIFTH INTERNATIONAL SYMPOSIUM ON FAULT-TOLERANT COMPUTING. DIGEST OF PAPERS (CAT. NO.95CB35823), TWENTY-FIFTH INTERNATIONAL SYMPOSIUM ON FAULT-TOLERANT COMPUTING. DIGEST OF PAPERS, PASADENA, CA, USA, 27-30 JUNE 1995, 1995, Los Alamitos, CA, USA, IEEE Comput. Soc. Press, USA, pages 464 - 471, XP002271065, ISBN: 0-8186-7079-7 *

Also Published As

Publication number Publication date
GB0404112D0 (en) 2004-03-31
US6973613B2 (en) 2005-12-06
WO2004003750A2 (en) 2004-01-08
AU2003241348A1 (en) 2004-01-19
US20040003337A1 (en) 2004-01-01
AU2003241348A8 (en) 2004-01-19
KR20040064259A (en) 2004-07-16
GB2395326A (en) 2004-05-19

Similar Documents

Publication Publication Date Title
WO2004003750A3 (en) Error detection/correction code which detects component failure and which provides single bit error correction upon such detection
WO2007036834A3 (en) Error detection / correction circuit and corresponding method
TW200601335A (en) Semiconductor memory device and error correction method thereof
WO2008021045A3 (en) System and method for correcting errors in non-volatile memory using product codes
EP1160987A3 (en) Method and apparatus for verifying error correcting codes
TW200711323A (en) Soft decoding method and apparatus, error correction method and apparatus, and soft output method and apparatus
WO2008004226A3 (en) Method of error correction in a multi-bit-per-cell flash memory
WO2004006441A3 (en) Method and system for memory management in low density parity check (ldpc) decoders
EP2509270A3 (en) Data processing apparatus and data processing method as well as decoding apparatus and decoding method
WO2002086719A3 (en) Improved error correction scheme for use in flash memory allowing bit alterability
WO2008007927A3 (en) Method of encoding/decoding using low density check code matrix
WO2005006173A3 (en) Data storage array
WO2007135657A3 (en) Error correction decoding by trial and error
AU6753000A (en) System and method for detecting double-bit errors and for correcting errors due to component failures
DE60313832D1 (en) Method and system for generating Low Density Parity Check (LDPC) codes
DK1753244T3 (en) Methods and systems for start code emulation prevention and data filling
AU2002359587A1 (en) Erasure and single error correction decoder for linear product codes
TW200708966A (en) Data memory system and method for transferring data into a data memory
TW201205587A (en) Data input / output control device and semiconductor memory device system
WO2003094355A3 (en) Method and arrangement for arithmetically encoding and decoding binary states, corresponding computer program, and corresponding computer-readable storage medium
EP2270791A3 (en) Method and apparatus for decoding multiword information
TW200511736A (en) Method and apparatus for varying lengths of low density parity check codewords
WO2004038931A3 (en) Method and system for code combining at an outer decoder on a communication system
EP1100207A3 (en) System and method for providing error correction coding with selectively variable redundancy
CN101493804B (en) Data bus system, coder/decoder thereof and coding/decoding method

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NI NO NZ OM PH PL PT RO RU SC SD SE SG SK SL TJ TM TN TR TT TZ UA UG UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

ENP Entry into the national phase

Ref document number: 0404112

Country of ref document: GB

Kind code of ref document: A

Free format text: PCT FILING DATE = 20030501

WWE Wipo information: entry into national phase

Ref document number: 1020047003075

Country of ref document: KR

121 Ep: the epo has been informed by wipo that ep was designated in this application
122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP

WWW Wipo information: withdrawn in national office

Ref document number: JP