WO2003048896A3 - Configurable serial bus to couple baseband and application processors - Google Patents

Configurable serial bus to couple baseband and application processors Download PDF

Info

Publication number
WO2003048896A3
WO2003048896A3 PCT/US2002/037689 US0237689W WO03048896A3 WO 2003048896 A3 WO2003048896 A3 WO 2003048896A3 US 0237689 W US0237689 W US 0237689W WO 03048896 A3 WO03048896 A3 WO 03048896A3
Authority
WO
WIPO (PCT)
Prior art keywords
serial bus
application processors
configurable serial
baseband
couple
Prior art date
Application number
PCT/US2002/037689
Other languages
French (fr)
Other versions
WO2003048896A2 (en
Inventor
Scott Glenn
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Priority to AU2002365804A priority Critical patent/AU2002365804A1/en
Priority to EP02804440A priority patent/EP1449099A2/en
Publication of WO2003048896A2 publication Critical patent/WO2003048896A2/en
Publication of WO2003048896A3 publication Critical patent/WO2003048896A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4265—Bus transfer protocol, e.g. handshake; Synchronisation on a point to point bus
    • G06F13/4269—Bus transfer protocol, e.g. handshake; Synchronisation on a point to point bus using a handshaking protocol, e.g. Centronics connection
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Abstract

A system includes an application processor and a baseband processor that may be configurable to communicate by the transfer of data in a hexadecimal format, an octal format or a decimal format in accordance with programmed bits in a register's data field.
PCT/US2002/037689 2001-11-29 2002-11-21 Configurable serial bus to couple baseband and application processors WO2003048896A2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
AU2002365804A AU2002365804A1 (en) 2001-11-29 2002-11-21 Configurable serial bus to couple baseband and application processors
EP02804440A EP1449099A2 (en) 2001-11-29 2002-11-21 Configurable serial bus to couple baseband and application processors

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/998,532 2001-11-29
US09/998,532 US6795877B2 (en) 2001-11-29 2001-11-29 Configurable serial bus to couple baseband and application processors

Publications (2)

Publication Number Publication Date
WO2003048896A2 WO2003048896A2 (en) 2003-06-12
WO2003048896A3 true WO2003048896A3 (en) 2004-02-12

Family

ID=25545341

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2002/037689 WO2003048896A2 (en) 2001-11-29 2002-11-21 Configurable serial bus to couple baseband and application processors

Country Status (6)

Country Link
US (1) US6795877B2 (en)
EP (1) EP1449099A2 (en)
CN (1) CN100356357C (en)
AU (1) AU2002365804A1 (en)
MY (1) MY122790A (en)
WO (1) WO2003048896A2 (en)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6779066B2 (en) * 2000-05-01 2004-08-17 Matsushita Electric Industrial Co., Ltd. Module having application-specific program stored therein
US7426597B1 (en) * 2003-05-07 2008-09-16 Nvidia Corporation Apparatus, system, and method for bus link width optimization of a graphics system
US7469311B1 (en) 2003-05-07 2008-12-23 Nvidia Corporation Asymmetrical bus
ATE432501T1 (en) * 2004-03-19 2009-06-15 Nxp Bv AUTOMATIC CONFIGURATION OF A COMMUNICATIONS PORT AS A TRANSMITTER OR RECEIVER DEPENDING ON THE DETECTED TRANSFER DIRECTION OF A CONNECTED DEVICE
US7555584B2 (en) * 2004-09-29 2009-06-30 Intel Corporation Providing additional channels for an MSL architecture
US7209989B2 (en) * 2004-09-29 2007-04-24 Intel Corporation Transfer acknowledgement mechanism for an MSL architecture
CN102202431B (en) * 2010-03-25 2015-11-25 中兴通讯股份有限公司 Increase the apparatus and method of 3G communication module and Application Processor Interface flexibility
CN102215500B (en) * 2010-04-09 2016-03-02 中兴通讯股份有限公司 The dynamic mapping method that the miniport service of AP and communication module configures and device
CN102541573B (en) * 2010-12-10 2016-08-03 比亚迪股份有限公司 A kind of mobile terminal and the upgrade method of baseband processor thereof
USRE49652E1 (en) 2013-12-16 2023-09-12 Qualcomm Incorporated Power saving techniques in computing devices

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4486750A (en) * 1981-05-18 1984-12-04 Takeda Riken Co. Ltd. Data transfer system
EP0492072A1 (en) * 1990-12-14 1992-07-01 International Business Machines Corporation Data transfer bus system and method serving multiple parallel asynchronous units
US5666321A (en) * 1995-09-01 1997-09-09 Micron Technology, Inc. Synchronous DRAM memory with asynchronous column decode

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5722040A (en) * 1993-02-04 1998-02-24 Pacific Communication Sciences, Inc. Method and apparatus of frequency generation for use with digital cordless telephones
JP3837759B2 (en) * 1995-07-31 2006-10-25 カシオ計算機株式会社 Electronic calculator
US5960035A (en) * 1995-09-29 1999-09-28 Motorola Inc. Method and apparatus for load balancing for a processor operated data communications device
US6133871A (en) * 1995-10-09 2000-10-17 Snaptrack, Inc. GPS receiver having power management
US6016143A (en) * 1995-12-29 2000-01-18 Hewlett Packard Company Multi-device direct I/O object that generates transactions capable of controlling multiple instruments and transaction dialog boxes having device and address fields
US5982807A (en) * 1997-03-17 1999-11-09 Harris Corporation High data rate spread spectrum transceiver and associated methods
US6505290B1 (en) * 1997-09-05 2003-01-07 Motorola, Inc. Method and apparatus for interfacing a processor to a coprocessor
US6148420A (en) * 1997-10-17 2000-11-14 Agilent Technologies Method and apparatus for analyzing serial data
US6154785A (en) * 1998-07-17 2000-11-28 Network Equipment Technologies, Inc. Inter-processor communication system

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4486750A (en) * 1981-05-18 1984-12-04 Takeda Riken Co. Ltd. Data transfer system
EP0492072A1 (en) * 1990-12-14 1992-07-01 International Business Machines Corporation Data transfer bus system and method serving multiple parallel asynchronous units
US5666321A (en) * 1995-09-01 1997-09-09 Micron Technology, Inc. Synchronous DRAM memory with asynchronous column decode

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP1449099A2 *

Also Published As

Publication number Publication date
US6795877B2 (en) 2004-09-21
CN100356357C (en) 2007-12-19
WO2003048896A2 (en) 2003-06-12
MY122790A (en) 2006-05-31
CN1610893A (en) 2005-04-27
AU2002365804A8 (en) 2003-06-17
AU2002365804A1 (en) 2003-06-17
EP1449099A2 (en) 2004-08-25
US20030101295A1 (en) 2003-05-29

Similar Documents

Publication Publication Date Title
AU2002249377A1 (en) Integrated circuit
CA2465910A1 (en) Systems, methods and devices for secure computing
AU4660900A (en) Data transfer server
AU2026999A (en) Data transferring in source-synchronous and common clock protocols
AU4135201A (en) System and method of data exchange for electronic transactions with multiple sources
AU1606201A (en) Any-to-any component computing system
AUPS087602A0 (en) Electronic fund transfer system
WO2000019292A3 (en) Upgrade card for a computer system
WO2003048896A3 (en) Configurable serial bus to couple baseband and application processors
AU2278801A (en) Data transfer module and system using same
AU2003214817A1 (en) Electronic content distribution and exchange system
DE60129448D1 (en) Bus bridge with a burst transmission mode bus and a single transmission mode bus
AU2003246991A1 (en) Improved inter-processor communication system for communication between processors
EP1103889A3 (en) Flexible general-purpose input/output system
EP0676096A4 (en) Demodulator logic unit adaptable to multiple data protocols.
EP1403814A4 (en) Electronic apparatus, information processing apparatus, adapter apparatus, and information exchange system
AU2002343180A1 (en) Data processing system having multiple processors
HK1049051A1 (en) Information processor and real-time distributed processing system.
EP1083487A3 (en) Configuration bus reconfigurable/reprogrammable interface for expanded direct memory access processor
WO2003052605A3 (en) Computer system with dedicated system management buses
WO2005036313A3 (en) Queue register configuration structure
WO1999066416A3 (en) Resource control in a computer system
AU2000257098A1 (en) Electronic commerce unifying and dispersing management system and service
GB2356100B (en) Data format and data transfer
EP0818918A3 (en) Information processing system

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SD SE SG SI SK SL TJ TM TN TR TT TZ UA UG UZ VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LU MC NL PT SE SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WWE Wipo information: entry into national phase

Ref document number: 20028232186

Country of ref document: CN

WWE Wipo information: entry into national phase

Ref document number: 2002804440

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 2002804440

Country of ref document: EP

NENP Non-entry into the national phase

Ref country code: JP

WWW Wipo information: withdrawn in national office

Country of ref document: JP