WO2002099963A3 - System and method for tuning a vlsi circuit - Google Patents

System and method for tuning a vlsi circuit Download PDF

Info

Publication number
WO2002099963A3
WO2002099963A3 PCT/US2002/017039 US0217039W WO02099963A3 WO 2002099963 A3 WO2002099963 A3 WO 2002099963A3 US 0217039 W US0217039 W US 0217039W WO 02099963 A3 WO02099963 A3 WO 02099963A3
Authority
WO
WIPO (PCT)
Prior art keywords
circuit
accurate
external resistor
generating
switching
Prior art date
Application number
PCT/US2002/017039
Other languages
French (fr)
Other versions
WO2002099963A2 (en
Inventor
Kostas Papathannasiou
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Priority to KR1020037015654A priority Critical patent/KR101010434B1/en
Priority to AU2002310215A priority patent/AU2002310215A1/en
Priority to IL15901902A priority patent/IL159019A0/en
Publication of WO2002099963A2 publication Critical patent/WO2002099963A2/en
Publication of WO2002099963A3 publication Critical patent/WO2002099963A3/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/30—Modifications of amplifiers to reduce influence of variations of temperature or supply voltage or other physical parameters
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
    • G05F3/02—Regulating voltage or current
    • G05F3/08—Regulating voltage or current wherein the variable is dc
    • G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
    • G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
    • G05F3/20—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
    • G05F3/26—Current mirrors
    • G05F3/262—Current mirrors using field-effect transistors only

Abstract

A circuit (100) for accurately tuning the absolute values of multiple parameters in a VLSI circuit by reusing a single external resistor. In the illustrative embodiment, the invention includes a first circuit (10) for generating an accurate transconductance using a single external resistor; a second circuit (20) for generating an accurate current reference using the same external resistor; and a switching circuit (60) for alternately switching on and off the first and second circuits in order to share the external resistor. The switching circuit (60) includes several switches controlled by a digital counter for turning off portions of the circuit which are not in use. In the illustrative embodiment, the invention further includes a third circuit (40) for generating one or more additional accurate reference signals. The third circuit can generate an accurate internal resistance Rint, an accurate drain to source resistance of a transistor rDs, and/or an accurate internal capacitance Cint.
PCT/US2002/017039 2001-06-01 2002-05-31 System and method for tuning a vlsi circuit WO2002099963A2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
KR1020037015654A KR101010434B1 (en) 2001-06-01 2002-05-31 System and method for tuning a vlsi circuit
AU2002310215A AU2002310215A1 (en) 2001-06-01 2002-05-31 System and method for tuning a vlsi circuit
IL15901902A IL159019A0 (en) 2001-06-01 2002-05-31 System and method for tuning a vlsi circuit

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/872,844 US6590441B2 (en) 2001-06-01 2001-06-01 System and method for tuning a VLSI circuit
US09/872,844 2001-06-01

Publications (2)

Publication Number Publication Date
WO2002099963A2 WO2002099963A2 (en) 2002-12-12
WO2002099963A3 true WO2002099963A3 (en) 2004-02-12

Family

ID=25360412

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2002/017039 WO2002099963A2 (en) 2001-06-01 2002-05-31 System and method for tuning a vlsi circuit

Country Status (7)

Country Link
US (1) US6590441B2 (en)
KR (1) KR101010434B1 (en)
AU (1) AU2002310215A1 (en)
IL (1) IL159019A0 (en)
MY (1) MY134031A (en)
TW (1) TWI260858B (en)
WO (1) WO2002099963A2 (en)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7844747B2 (en) * 2002-06-05 2010-11-30 Stmicroelectronics, Inc. Performance tuning using encoded performance parameter information
US20060226892A1 (en) * 2005-04-12 2006-10-12 Stmicroelectronics S.A. Circuit for generating a reference current
DE102006034695B4 (en) * 2006-07-27 2008-07-10 Silicon Touch Technology, Inc. Current mirror circuit with automatic range switching
US7852168B1 (en) * 2006-08-17 2010-12-14 Marvell International Ltd. Power-efficient biasing circuit
DE502006003275D1 (en) * 2006-09-22 2009-05-07 Siemens Ag Increasing the availability and redundancy of analog current outputs
TWI355797B (en) * 2008-07-04 2012-01-01 Holtek Semiconductor Inc Digitally programmable transconductance amplifier
KR101110136B1 (en) * 2009-09-08 2012-01-31 주식회사 케이피엠테크 composition mask pack for current supply
US8747383B2 (en) 2009-12-18 2014-06-10 University Medical Pharmaceuticals Corp. Process and system for iontophoretic wrinkle reduction
KR100975424B1 (en) * 2010-01-29 2010-08-12 세익메디칼 주식회사 Skin care aparratus
CN103472883B (en) * 2012-06-06 2015-07-08 联咏科技股份有限公司 Voltage generator and energy band gap reference circuit
TWI499885B (en) * 2012-11-23 2015-09-11 Realtek Semiconductor Corp Constant current generating circuit and associated constant current generating method
CN103853226B (en) * 2012-11-30 2016-06-01 瑞昱半导体股份有限公司 Fixed current produces circuit and fixed current production method
FR3016707A1 (en) * 2014-01-23 2015-07-24 St Microelectronics Tours Sas CONTROL CIRCUIT FOR A POLARIZABLE ADJUSTABLE CAPACITOR CAPACITOR

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4673830A (en) * 1983-05-12 1987-06-16 Cselt - Centro Studi E Laboratori Telecomunicazioni S.P.A. Biasing network for multifunction bipolar integrated system
US5572161A (en) * 1995-06-30 1996-11-05 Harris Corporation Temperature insensitive filter tuning network and method
EP0782193A1 (en) * 1995-12-15 1997-07-02 Lucent Technologies Inc. Adaptive resistor trimming circuit
JP2000029542A (en) * 1998-06-25 2000-01-28 Hewlett Packard Co <Hp> Reference voltage generator
US6052035A (en) * 1998-03-19 2000-04-18 Microchip Technology Incorporated Oscillator with clock output inhibition control
JP2001085993A (en) * 1999-09-14 2001-03-30 Nec Corp Charge pump circuit and pll circuit
US6340882B1 (en) * 2000-10-03 2002-01-22 International Business Machines Corporation Accurate current source with an adjustable temperature dependence circuit

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0620303B2 (en) * 1984-11-08 1994-03-16 日本電信電話株式会社 Refresh processing method in interframe coding method
JPH0773146A (en) * 1993-06-28 1995-03-17 Casio Comput Co Ltd Electronic unit
KR0141938B1 (en) * 1994-12-03 1998-07-15 문정환 Delta sigma digital and analog converter
US5631606A (en) * 1995-08-01 1997-05-20 Information Storage Devices, Inc. Fully differential output CMOS power amplifier
US6294949B1 (en) * 1999-06-07 2001-09-25 Advantest Corporation Voltage drive circuit, voltage drive apparatus and semiconductor-device testing apparatus

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4673830A (en) * 1983-05-12 1987-06-16 Cselt - Centro Studi E Laboratori Telecomunicazioni S.P.A. Biasing network for multifunction bipolar integrated system
US5572161A (en) * 1995-06-30 1996-11-05 Harris Corporation Temperature insensitive filter tuning network and method
EP0782193A1 (en) * 1995-12-15 1997-07-02 Lucent Technologies Inc. Adaptive resistor trimming circuit
US6052035A (en) * 1998-03-19 2000-04-18 Microchip Technology Incorporated Oscillator with clock output inhibition control
JP2000029542A (en) * 1998-06-25 2000-01-28 Hewlett Packard Co <Hp> Reference voltage generator
US6300822B1 (en) * 1998-06-25 2001-10-09 Hewlett-Packard Company On chip CMOS VLSI reference voltage with feedback for hysteresis noise margin
JP2001085993A (en) * 1999-09-14 2001-03-30 Nec Corp Charge pump circuit and pll circuit
US6407619B1 (en) * 1999-09-14 2002-06-18 Nec Corporation Charge pump circuit and PLL circuit using the same
US6340882B1 (en) * 2000-10-03 2002-01-22 International Business Machines Corporation Accurate current source with an adjustable temperature dependence circuit

Also Published As

Publication number Publication date
US20020180512A1 (en) 2002-12-05
IL159019A0 (en) 2004-05-12
WO2002099963A2 (en) 2002-12-12
AU2002310215A1 (en) 2002-12-16
KR101010434B1 (en) 2011-01-21
TWI260858B (en) 2006-08-21
KR20040003033A (en) 2004-01-07
MY134031A (en) 2007-11-30
US6590441B2 (en) 2003-07-08

Similar Documents

Publication Publication Date Title
WO2002099963A3 (en) System and method for tuning a vlsi circuit
WO2003021638A3 (en) High voltage integrated circuit amplifier
FR2709351B1 (en) Driver circuits for integrated circuit tester.
JPH09181588A (en) Semiconductor switch
EP0784384A4 (en) Antenna switch
EP1391989A8 (en) Tuning circuit and IGFET
US6598212B2 (en) Delay circuit, testing apparatus, and capacitor
EP0609053A3 (en) Voltage controlled integrated circuit for biasing an RF device.
DE69825250D1 (en) Transconductance control circuit especially for continuous-time circuits
EP0776480B1 (en) Capacitive measuring device with mosfet
KR950013044A (en) Integrated Circuit with Bidirectional Pins
CA2058369A1 (en) Current sink
KR900019232A (en) Oscillation Circuit
JPS5967704A (en) Mosfet operational amplifier
DE69616105D1 (en) Tuning circuit for receiving device, in particular television receiver
JPH08213893A (en) Semiconductor integrated circuit
CA2324695A1 (en) Switching circuitry providing improved signal performance at high frequencies and method of operation thereof
ATE212766T1 (en) DEMODULATOR CIRCUITS
FR2846808B1 (en) ACTUATING DEVICE PROVIDED WITH ELECTRONIC STEERING TOPOLOGY
EP0930708A3 (en) Analog signal processing circuit, photo detector and image forming apparatus
JPH07191065A (en) Integrated comparator circuit
TW200503576A (en) An audio signal processing circuit and a display device incorporating the same
EP1014585A3 (en) Level-shifting circuit and input and output circuits using the same
WO2002082634A3 (en) Demodulator for amplitude shift key (ask)-modulated signals
FR2538577B1 (en) PRECISION CURRENT SOURCE CIRCUIT

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SD SE SG SI SK SL TJ TM TN TR TT TZ UA UG UZ VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WWE Wipo information: entry into national phase

Ref document number: 159019

Country of ref document: IL

WWE Wipo information: entry into national phase

Ref document number: 1020037015654

Country of ref document: KR

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP

WWW Wipo information: withdrawn in national office

Ref document number: JP

ENPW Started to enter national phase and was withdrawn or failed for other reasons

Ref document number: PI0209742

Country of ref document: BR

Free format text: PEDIDO RETIRADO FACE A IMPOSSIBILIDADE DE ACEITACAO DA ENTRADA NA FASE NACIONAL POR TER SIDO INTEMPESTIVA. O PRAZO PARA ENTRADA NA FASE NACIONAL EXPIRAVA EM 01.02.2003( 20 MESES - BR DESIGNADO APENAS), ELEICAO NAO COMPROVADA, E A PRETENSA ENTRADA NA FASE NACIONAL SO OCORREU EM 28.11.2003.