WO2002068320A3 - Devices having substrates with openings passing through the substrates and conductors in the openings, and methods of manufacture - Google Patents

Devices having substrates with openings passing through the substrates and conductors in the openings, and methods of manufacture Download PDF

Info

Publication number
WO2002068320A3
WO2002068320A3 PCT/US2002/005175 US0205175W WO02068320A3 WO 2002068320 A3 WO2002068320 A3 WO 2002068320A3 US 0205175 W US0205175 W US 0205175W WO 02068320 A3 WO02068320 A3 WO 02068320A3
Authority
WO
WIPO (PCT)
Prior art keywords
substrates
substrate
openings
conductor
opening
Prior art date
Application number
PCT/US2002/005175
Other languages
French (fr)
Other versions
WO2002068320A2 (en
Inventor
Oleg Siniaguine
Original Assignee
Tru Si Technologies Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tru Si Technologies Inc filed Critical Tru Si Technologies Inc
Priority to JP2002567846A priority Critical patent/JP2004525778A/en
Priority to EP02780735A priority patent/EP1412283A2/en
Priority to AU2002306557A priority patent/AU2002306557A1/en
Publication of WO2002068320A2 publication Critical patent/WO2002068320A2/en
Publication of WO2002068320A3 publication Critical patent/WO2002068320A3/en

Links

Classifications

    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C1/00—Manufacture or treatment of devices or systems in or on a substrate
    • B81C1/00015—Manufacture or treatment of devices or systems in or on a substrate for manufacturing microsystems
    • B81C1/00261—Processes for packaging MEMS devices
    • B81C1/00301—Connecting electric signal lines from the MEMS device with external electrical signal lines, e.g. through vias
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/486—Via connections through the substrate with or without pins
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
    • B81B2207/00—Microstructural systems or auxiliary parts thereof
    • B81B2207/09—Packages
    • B81B2207/091—Arrangements for connecting external electrical signals to mechanical structures inside the package
    • B81B2207/097—Interconnects arranged on the substrate or the lid, and covered by the package seal
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C2203/00—Forming microstructural systems
    • B81C2203/01—Packaging MEMS
    • B81C2203/0118—Bonding a wafer on the substrate, i.e. where the cap consists of another wafer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/4853—Connection or disconnection of other leads to or from a metallisation, e.g. pins, wires, bumps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/1615—Shape
    • H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/977—Thinning or removal of substrate

Abstract

In some embodiments, a fabrication method comprises: forming a structure that has one or more substrates (210, 310), wherein the one or more substrates are either a single substrate or a plurality of substrates bonded together, wherein the structure comprises a non-electronically-functioning component (120) which includes at least a portion of the one or more substrates and/or is attached to the one or more substrates (210); wherein the one or more substrates include a first substrate (210) which has: a first side, an opening (260) in the first side, and a conductor (280) in the opening; wherein the method comprises removing material from the structure so that the conductor becomes exposed on a second side of the first substrate. In some embodiments, the second side is a backside of the first substrate, and the exposed conductor provides backside contact pads. In some embodiments, the fabrication method comprises: forming a structure comprising a first substrate (210) which has: a first side, an opening (260) in the first side, and a conductor (280) in the opening; removing material from the structure so that the conductor becomes exposed on a second side of the first substrate; wherein removing of the material comprises removing the material from a first portion of the second side of the first substrate to cause the first portion to be recessed relative to a second portion of the second side of the first substrate. Devices are also provided.
PCT/US2002/005175 2001-02-22 2002-02-20 Devices having substrates with openings passing through the substrates and conductors in the openings, and methods of manufacture WO2002068320A2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2002567846A JP2004525778A (en) 2001-02-22 2002-02-20 A device comprising a substrate having an opening therethrough and the method of manufacturing.
EP02780735A EP1412283A2 (en) 2001-02-22 2002-02-20 Devices having substrates with openings passing through the substrates and conductors in the openings, and methods of manufacture
AU2002306557A AU2002306557A1 (en) 2001-02-22 2002-02-20 Devices having substrates with openings passing through the substrates and conductors in the openings, and methods of manufacture

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/791,977 US6717254B2 (en) 2001-02-22 2001-02-22 Devices having substrates with opening passing through the substrates and conductors in the openings, and methods of manufacture
US09/791,977 2001-02-22

Publications (2)

Publication Number Publication Date
WO2002068320A2 WO2002068320A2 (en) 2002-09-06
WO2002068320A3 true WO2002068320A3 (en) 2004-02-19

Family

ID=25155420

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2002/005175 WO2002068320A2 (en) 2001-02-22 2002-02-20 Devices having substrates with openings passing through the substrates and conductors in the openings, and methods of manufacture

Country Status (5)

Country Link
US (2) US6717254B2 (en)
EP (1) EP1412283A2 (en)
JP (1) JP2004525778A (en)
AU (1) AU2002306557A1 (en)
WO (1) WO2002068320A2 (en)

Families Citing this family (94)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SG106050A1 (en) * 2000-03-13 2004-09-30 Megic Corp Method of manufacture and identification of semiconductor chip marked for identification with internal marking indicia and protection thereof by non-black layer and device produced thereby
US6631935B1 (en) 2000-08-04 2003-10-14 Tru-Si Technologies, Inc. Detection and handling of semiconductor wafer and wafer-like objects
US20020117753A1 (en) * 2001-02-23 2002-08-29 Lee Michael G. Three dimensional packaging
JP3788268B2 (en) * 2001-05-14 2006-06-21 ソニー株式会社 Manufacturing method of semiconductor device
US6615113B2 (en) 2001-07-13 2003-09-02 Tru-Si Technologies, Inc. Articles holders with sensors detecting a type of article held by the holder
US6935830B2 (en) * 2001-07-13 2005-08-30 Tru-Si Technologies, Inc. Alignment of semiconductor wafers and other articles
KR20040041585A (en) * 2001-08-24 2004-05-17 칼-짜이스-슈티푸통 트레이딩 에즈 쇼트 그라스 Method for producing micro-electromechanical components
US6856007B2 (en) * 2001-08-28 2005-02-15 Tessera, Inc. High-frequency chip packages
US6787916B2 (en) * 2001-09-13 2004-09-07 Tru-Si Technologies, Inc. Structures having a substrate with a cavity and having an integrated circuit bonded to a contact pad located in the cavity
WO2003054927A2 (en) * 2001-11-07 2003-07-03 The Board Of Trustees Of The University Of Arkansas Structure and process for packaging rf mems and other devices
JP4110390B2 (en) * 2002-03-19 2008-07-02 セイコーエプソン株式会社 Manufacturing method of semiconductor device
US6835589B2 (en) * 2002-11-14 2004-12-28 International Business Machines Corporation Three-dimensional integrated CMOS-MEMS device and process for making the same
US6888233B2 (en) * 2003-03-10 2005-05-03 Honeywell International Inc. Systems for buried electrical feedthroughs in a glass-silicon MEMS process
US6897148B2 (en) * 2003-04-09 2005-05-24 Tru-Si Technologies, Inc. Electroplating and electroless plating of conductive materials into openings, and structures obtained thereby
DE10331322A1 (en) * 2003-07-10 2005-02-03 Epcos Ag Electronic component and method of manufacture
US20050085016A1 (en) * 2003-09-26 2005-04-21 Tessera, Inc. Structure and method of making capped chips using sacrificial layer
US20050067681A1 (en) * 2003-09-26 2005-03-31 Tessera, Inc. Package having integral lens and wafer-scale fabrication method therefor
US20050116344A1 (en) * 2003-10-29 2005-06-02 Tessera, Inc. Microelectronic element having trace formed after bond layer
DE10351028B4 (en) * 2003-10-31 2005-09-08 Infineon Technologies Ag Semiconductor component and suitable manufacturing / assembly process
DE10356885B4 (en) * 2003-12-03 2005-11-03 Schott Ag Method of housing components and housed component
DE10361521A1 (en) * 2003-12-03 2005-07-07 Pac Tech - Packaging Technologies Gmbh Method of alternate contacting of two wafers especially a semiconductor and a functional component wafer uses selected laser wavelength to fuse contact metallization only
US7932611B2 (en) * 2003-12-03 2011-04-26 PAC Tech—Packaging Technologies GmbH Device for alternately contacting two wafers
US20050139984A1 (en) * 2003-12-19 2005-06-30 Tessera, Inc. Package element and packaged chip having severable electrically conductive ties
EP1720794A2 (en) * 2004-03-01 2006-11-15 Tessera, Inc. Packaged acoustic and electromagnetic transducer chips
US7087134B2 (en) * 2004-03-31 2006-08-08 Hewlett-Packard Development Company, L.P. System and method for direct-bonding of substrates
US7416984B2 (en) * 2004-08-09 2008-08-26 Analog Devices, Inc. Method of producing a MEMS device
US7521363B2 (en) * 2004-08-09 2009-04-21 Analog Devices, Inc. MEMS device with non-standard profile
US7193295B2 (en) * 2004-08-20 2007-03-20 Semitool, Inc. Process and apparatus for thinning a semiconductor workpiece
US20060046499A1 (en) * 2004-08-20 2006-03-02 Dolechek Kert L Apparatus for use in thinning a semiconductor workpiece
US7354649B2 (en) 2004-08-20 2008-04-08 Semitool, Inc. Semiconductor workpiece
US20060040111A1 (en) * 2004-08-20 2006-02-23 Dolechek Kert L Process chamber and system for thinning a semiconductor workpiece
US7288489B2 (en) * 2004-08-20 2007-10-30 Semitool, Inc. Process for thinning a semiconductor workpiece
TWI245431B (en) * 2004-09-10 2005-12-11 Advanced Semiconductor Eng Package structure and method for optoelectric products
US7300812B2 (en) 2004-10-29 2007-11-27 Hewlett-Packard Development Coompany, L.P. Micro electrical mechanical system
US20060183270A1 (en) * 2005-02-14 2006-08-17 Tessera, Inc. Tools and methods for forming conductive bumps on microelectronic elements
DE102005010080B4 (en) * 2005-03-03 2008-04-03 Qimonda Ag Method for producing a thin-film structure
US8143095B2 (en) * 2005-03-22 2012-03-27 Tessera, Inc. Sequential fabrication of vertical conductive interconnects in capped chips
JP2006278610A (en) * 2005-03-29 2006-10-12 Sanyo Electric Co Ltd Semiconductor device and manufacturing method thereof
DE102005016751B3 (en) * 2005-04-11 2006-12-14 Schott Ag Method for producing packaged electronic components
JP4889974B2 (en) * 2005-08-01 2012-03-07 新光電気工業株式会社 Electronic component mounting structure and manufacturing method thereof
JP4869664B2 (en) * 2005-08-26 2012-02-08 本田技研工業株式会社 Manufacturing method of semiconductor device
US7488680B2 (en) * 2005-08-30 2009-02-10 International Business Machines Corporation Conductive through via process for electronic device carriers
US7393758B2 (en) * 2005-11-03 2008-07-01 Maxim Integrated Products, Inc. Wafer level packaging process
US20070138644A1 (en) * 2005-12-15 2007-06-21 Tessera, Inc. Structure and method of making capped chip having discrete article assembled into vertical interconnect
US7936062B2 (en) 2006-01-23 2011-05-03 Tessera Technologies Ireland Limited Wafer level chip packaging
US20070190747A1 (en) * 2006-01-23 2007-08-16 Tessera Technologies Hungary Kft. Wafer level packaging to lidded chips
US20080029879A1 (en) * 2006-03-01 2008-02-07 Tessera, Inc. Structure and method of making lidded chips
TW200737506A (en) * 2006-03-07 2007-10-01 Sanyo Electric Co Semiconductor device and manufacturing method of the same
TWI299552B (en) * 2006-03-24 2008-08-01 Advanced Semiconductor Eng Package structure
US7402866B2 (en) * 2006-06-27 2008-07-22 Taiwan Semiconductor Manufacturing Company, Ltd. Backside contacts for MOS devices
US20080006850A1 (en) * 2006-07-10 2008-01-10 Innovative Micro Technology System and method for forming through wafer vias using reverse pulse plating
TWI367557B (en) * 2006-08-11 2012-07-01 Sanyo Electric Co Semiconductor device and manufaturing method thereof
US7901989B2 (en) * 2006-10-10 2011-03-08 Tessera, Inc. Reconstituted wafer level stacking
US7829438B2 (en) * 2006-10-10 2010-11-09 Tessera, Inc. Edge connect wafer level stacking
US8513789B2 (en) 2006-10-10 2013-08-20 Tessera, Inc. Edge connect wafer level stacking with leads extending along edges
JP5010247B2 (en) * 2006-11-20 2012-08-29 オンセミコンダクター・トレーディング・リミテッド Semiconductor device and manufacturing method thereof
US20080136038A1 (en) * 2006-12-06 2008-06-12 Sergey Savastiouk Integrated circuits with conductive features in through holes passing through other conductive features and through a semiconductor substrate
US7952195B2 (en) * 2006-12-28 2011-05-31 Tessera, Inc. Stacked packages with bridging traces
US8604605B2 (en) 2007-01-05 2013-12-10 Invensas Corp. Microelectronic assembly with multi-layer support structure
US8461672B2 (en) 2007-07-27 2013-06-11 Tessera, Inc. Reconstituted wafer stack packaging with after-applied pad extensions
KR101533663B1 (en) 2007-08-03 2015-07-03 테세라, 인코포레이티드 Stack packages using reconstituted wafers
US8043895B2 (en) 2007-08-09 2011-10-25 Tessera, Inc. Method of fabricating stacked assembly including plurality of stacked microelectronic elements
CN102067310B (en) * 2008-06-16 2013-08-21 泰塞拉公司 Stacking of wafer-level chip scale packages having edge contacts and manufacture method thereof
US8080460B2 (en) * 2008-11-26 2011-12-20 Micron Technology, Inc. Methods of forming diodes
US8168470B2 (en) * 2008-12-08 2012-05-01 Stats Chippac, Ltd. Semiconductor device and method of forming vertical interconnect structure in substrate for IPD and baseband circuit separated by high-resistivity molding compound
US8513119B2 (en) * 2008-12-10 2013-08-20 Taiwan Semiconductor Manufacturing Company, Ltd. Method of forming bump structure having tapered sidewalls for stacked dies
US20100171197A1 (en) * 2009-01-05 2010-07-08 Hung-Pin Chang Isolation Structure for Stacked Dies
CN102422412A (en) 2009-03-13 2012-04-18 德塞拉股份有限公司 Stacked microelectronic assemblies having vias extending through bond pads
US20100270668A1 (en) * 2009-04-28 2010-10-28 Wafer-Level Packaging Portfolio Llc Dual Interconnection in Stacked Memory and Controller Module
US8164153B2 (en) * 2009-05-27 2012-04-24 Continental Automotive Systems, Inc. Thin semiconductor device having embedded die support and methods of making the same
US8791549B2 (en) 2009-09-22 2014-07-29 Taiwan Semiconductor Manufacturing Company, Ltd. Wafer backside interconnect structure connected to TSVs
US8466059B2 (en) 2010-03-30 2013-06-18 Taiwan Semiconductor Manufacturing Company, Ltd. Multi-layer interconnect structure for stacked dies
US8598695B2 (en) 2010-07-23 2013-12-03 Tessera, Inc. Active chip on carrier or laminated chip having microelectronic element embedded therein
US9018094B2 (en) 2011-03-07 2015-04-28 Invensas Corporation Substrates with through vias with conductive features for connection to integrated circuit elements, and methods for forming through vias in substrates
US8900994B2 (en) 2011-06-09 2014-12-02 Taiwan Semiconductor Manufacturing Company, Ltd. Method for producing a protective structure
WO2013006167A1 (en) * 2011-07-06 2013-01-10 Foster Ron B Sensor die
US8431431B2 (en) 2011-07-12 2013-04-30 Invensas Corporation Structures with through vias passing through a substrate comprising a planar insulating layer between semiconductor layers
US8757897B2 (en) 2012-01-10 2014-06-24 Invensas Corporation Optical interposer
US9323010B2 (en) 2012-01-10 2016-04-26 Invensas Corporation Structures formed using monocrystalline silicon and/or other materials for optical and other applications
US8749029B2 (en) 2012-02-15 2014-06-10 Infineon Technologies Ag Method of manufacturing a semiconductor device
US8790996B2 (en) * 2012-07-16 2014-07-29 Invensas Corporation Method of processing a device substrate
US9346671B2 (en) * 2014-02-04 2016-05-24 Freescale Semiconductor, Inc. Shielding MEMS structures during wafer dicing
US20150262902A1 (en) 2014-03-12 2015-09-17 Invensas Corporation Integrated circuits protected by substrates with cavities, and methods of manufacture
US9355997B2 (en) 2014-03-12 2016-05-31 Invensas Corporation Integrated circuit assemblies with reinforcement frames, and methods of manufacture
US9165793B1 (en) 2014-05-02 2015-10-20 Invensas Corporation Making electrical components in handle wafers of integrated circuit packages
US9402312B2 (en) 2014-05-12 2016-07-26 Invensas Corporation Circuit assemblies with multiple interposer substrates, and methods of fabrication
US9741649B2 (en) 2014-06-04 2017-08-22 Invensas Corporation Integrated interposer solutions for 2D and 3D IC packaging
US9412806B2 (en) 2014-06-13 2016-08-09 Invensas Corporation Making multilayer 3D capacitors using arrays of upstanding rods or ridges
US9252127B1 (en) 2014-07-10 2016-02-02 Invensas Corporation Microelectronic assemblies with integrated circuits and interposers with cavities, and methods of manufacture
US9496154B2 (en) 2014-09-16 2016-11-15 Invensas Corporation Use of underfill tape in microelectronic components, and microelectronic components with cavities coupled to through-substrate vias
US9478504B1 (en) 2015-06-19 2016-10-25 Invensas Corporation Microelectronic assemblies with cavities, and methods of fabrication
US9741620B2 (en) 2015-06-24 2017-08-22 Invensas Corporation Structures and methods for reliable packages
US9748106B2 (en) * 2016-01-21 2017-08-29 Micron Technology, Inc. Method for fabricating semiconductor package
TWI595572B (en) * 2016-06-29 2017-08-11 摩爾創新科技股份有限公司 Manufacturing method of three-dimensional electronic components

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4463336A (en) * 1981-12-28 1984-07-31 United Technologies Corporation Ultra-thin microelectronic pressure sensors
US4733290A (en) * 1986-04-18 1988-03-22 M/A-Com, Inc. Semiconductor device and method of fabrication
US4870745A (en) * 1987-12-23 1989-10-03 Siemens-Bendix Automotive Electronics L.P. Methods of making silicon-based sensors
WO1998018337A1 (en) * 1996-10-31 1998-05-07 Compagnie Gervais Danone Solid food composition with overrun filling and method of preparation
US5904496A (en) * 1997-01-24 1999-05-18 Chipscale, Inc. Wafer fabrication of inside-wrapped contacts for electronic devices

Family Cites Families (114)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4139401A (en) 1963-12-04 1979-02-13 Rockwell International Corporation Method of producing electrically isolated semiconductor devices on common crystalline substrate
US3761782A (en) 1971-05-19 1973-09-25 Signetics Corp Semiconductor structure, assembly and method
US3739463A (en) 1971-10-18 1973-06-19 Gen Electric Method for lead attachment to pellets mounted in wafer alignment
US3811117A (en) 1972-10-19 1974-05-14 Ibm Time ordered memory system and operation
US3881884A (en) 1973-10-12 1975-05-06 Ibm Method for the formation of corrosion resistant electronic interconnections
JPS5157283A (en) 1974-11-15 1976-05-19 Nippon Electric Co Handotaikibanno bunkatsuhoho
US3993917A (en) 1975-05-29 1976-11-23 International Business Machines Corporation Parameter independent FET sense amplifier
FR2328286A1 (en) 1975-10-14 1977-05-13 Thomson Csf PROCESS FOR MANUFACTURING SEMICONDUCTOR DEVICES WITH VERY LOW THERMAL RESISTANCE, AND DEVICES OBTAINED BY THIS PROCEDURE
US4368106A (en) 1980-10-27 1983-01-11 General Electric Company Implantation of electrical feed-through conductors
US4394712A (en) 1981-03-18 1983-07-19 General Electric Company Alignment-enhancing feed-through conductors for stackable silicon-on-sapphire wafers
US4467518A (en) 1981-05-19 1984-08-28 Ibm Corporation Process for fabrication of stacked, complementary MOS field effect transistor circuits
US4954458A (en) 1982-06-03 1990-09-04 Texas Instruments Incorporated Method of forming a three dimensional integrated circuit structure
US4603341A (en) 1983-09-08 1986-07-29 International Business Machines Corporation Stacked double dense read only memory
JPS6130059A (en) 1984-07-20 1986-02-12 Nec Corp Manufacture of semiconductor device
US4628174A (en) 1984-09-17 1986-12-09 General Electric Company Forming electrical conductors in long microdiameter holes
JPS61112345A (en) 1984-11-07 1986-05-30 Toshiba Corp Manufacture of semiconductor device
US4807021A (en) 1986-03-10 1989-02-21 Kabushiki Kaisha Toshiba Semiconductor device having stacking structure
KR900008647B1 (en) 1986-03-20 1990-11-26 후지쓰 가부시끼가이샤 A method for manufacturing three demensional i.c.
US4897708A (en) 1986-07-17 1990-01-30 Laser Dynamics, Inc. Semiconductor wafer array
JPS63149531A (en) 1986-12-12 1988-06-22 Fuji Electric Co Ltd Electrostatic capacity type pressure sensor
US4842699A (en) 1988-05-10 1989-06-27 Avantek, Inc. Method of selective via-hole and heat sink plating using a metal mask
US5225771A (en) 1988-05-16 1993-07-06 Dri Technology Corp. Making and testing an integrated circuit using high density probe points
US5323035A (en) * 1992-10-13 1994-06-21 Glenn Leedy Interconnection structure for integrated circuits and method for making same
US5191405A (en) 1988-12-23 1993-03-02 Matsushita Electric Industrial Co., Ltd. Three-dimensional stacked lsi
US5463246A (en) 1988-12-29 1995-10-31 Sharp Kabushiki Kaisha Large scale high density semiconductor apparatus
US4978639A (en) 1989-01-10 1990-12-18 Avantek, Inc. Method for the simultaneous formation of via-holes and wraparound plating on semiconductor chips
DE3911711A1 (en) 1989-04-10 1990-10-11 Ibm MODULE STRUCTURE WITH INTEGRATED SEMICONDUCTOR CHIP AND CHIP CARRIER
US5071792A (en) 1990-11-05 1991-12-10 Harris Corporation Process for forming extremely thin integrated circuit dice
US5399898A (en) 1992-07-17 1995-03-21 Lsi Logic Corporation Multi-chip semiconductor arrangements using flip chip dies
US5160987A (en) 1989-10-26 1992-11-03 International Business Machines Corporation Three-dimensional semiconductor structures formed from planar layers
US5064771A (en) 1990-04-13 1991-11-12 Grumman Aerospace Corporation Method of forming crystal array
GB9018766D0 (en) 1990-08-28 1990-10-10 Lsi Logic Europ Stacking of integrated circuits
US5166097A (en) 1990-11-26 1992-11-24 The Boeing Company Silicon wafers containing conductive feedthroughs
JPH04276645A (en) 1991-03-04 1992-10-01 Toshiba Corp Dicing method of compound semiconductor wafer
US5229647A (en) 1991-03-27 1993-07-20 Micron Technology, Inc. High density data storage using stacked wafers
US5270261A (en) 1991-09-13 1993-12-14 International Business Machines Corporation Three dimensional multichip package methods of fabrication
JPH0715969B2 (en) 1991-09-30 1995-02-22 インターナショナル・ビジネス・マシーンズ・コーポレイション Multi-chip integrated circuit package and system thereof
FR2684513B1 (en) 1991-11-29 1994-01-07 Alcatel Cit BUILDING ELECTRONIC EQUIPMENT, ESPECIALLY TELECOMMUNICATIONS.
US5467305A (en) 1992-03-12 1995-11-14 International Business Machines Corporation Three-dimensional direct-write EEPROM arrays and fabrication methods
US5259924A (en) 1992-04-08 1993-11-09 Micron Technology, Inc. Integrated circuit fabrication process to reduce critical dimension loss during etching
JPH0779144B2 (en) 1992-04-21 1995-08-23 インターナショナル・ビジネス・マシーンズ・コーポレイション Heat-resistant semiconductor chip package
US5414637A (en) 1992-06-24 1995-05-09 International Business Machines Corporation Intra-module spare routing for high density electronic packages
US5489554A (en) 1992-07-21 1996-02-06 Hughes Aircraft Company Method of making a 3-dimensional circuit assembly having electrical contacts that extend through the IC layer
US5268326A (en) 1992-09-28 1993-12-07 Motorola, Inc. Method of making dielectric and conductive isolated island
US5313097A (en) 1992-11-16 1994-05-17 International Business Machines, Corp. High density memory module
US5322816A (en) 1993-01-19 1994-06-21 Hughes Aircraft Company Method for forming deep conductive feedthroughs
US5340771A (en) 1993-03-18 1994-08-23 Lsi Logic Corporation Techniques for providing high I/O count connections to semiconductor dies
DE4310206C2 (en) 1993-03-29 1995-03-09 Siemens Ag Method for producing a solar cell from a substrate wafer
DE4314907C1 (en) 1993-05-05 1994-08-25 Siemens Ag Method for producing semiconductor components making electrically conducting contact with one another vertically
DE4314913C1 (en) 1993-05-05 1994-08-25 Siemens Ag Method for producing a semiconductor component having a contact structure for vertical contact-making with other semiconductor components
US6149190A (en) 1993-05-26 2000-11-21 Kionix, Inc. Micromechanical accelerometer for automotive applications
CA2118994A1 (en) 1993-06-21 1994-12-22 Claude L. Bertin Polyimide-insulated cube package of stacked semiconductor device chips
US5561622A (en) 1993-09-13 1996-10-01 International Business Machines Corporation Integrated memory cube structure
US5502667A (en) 1993-09-13 1996-03-26 International Business Machines Corporation Integrated multichip memory module structure
US5475318A (en) 1993-10-29 1995-12-12 Robert B. Marcus Microprobe
US5380681A (en) 1994-03-21 1995-01-10 United Microelectronics Corporation Three-dimensional multichip package and methods of fabricating
US5502333A (en) 1994-03-30 1996-03-26 International Business Machines Corporation Semiconductor stack structures and fabrication/sparing methods utilizing programmable spare circuit
US5979475A (en) 1994-04-28 1999-11-09 Hitachi, Ltd. Specimen holding method and fluid treatment method of specimen surface and systems therefor
US5627106A (en) 1994-05-06 1997-05-06 United Microelectronics Corporation Trench method for three dimensional chip connecting during IC fabrication
BE1008384A3 (en) 1994-05-24 1996-04-02 Koninkl Philips Electronics Nv METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICES WITH SEMICONDUCTOR ELEMENTS MADE IN A LAYER SEMICONDUCTOR MATERIAL APPLIED ON A BEARING PLATE.
US5517754A (en) 1994-06-02 1996-05-21 International Business Machines Corporation Fabrication processes for monolithic electronic modules
US5472539A (en) 1994-06-06 1995-12-05 General Electric Company Methods for forming and positioning moldable permanent magnets on electromagnetically actuated microfabricated components
DE19580604T1 (en) 1994-06-09 1997-05-07 Chipscale Inc Resistance fabrication
US5472914A (en) 1994-07-14 1995-12-05 The United States Of America As Represented By The Secretary Of The Air Force Wafer joined optoelectronic integrated circuits and method
US5550942A (en) 1994-07-18 1996-08-27 Sheem; Sang K. Micromachined holes for optical fiber connection
MY114888A (en) 1994-08-22 2003-02-28 Ibm Method for forming a monolithic electronic module by stacking planar arrays of integrated circuit chips
US5596226A (en) 1994-09-06 1997-01-21 International Business Machines Corporation Semiconductor chip having a chip metal layer and a transfer metal and corresponding electronic module
US5567653A (en) 1994-09-14 1996-10-22 International Business Machines Corporation Process for aligning etch masks on an integrated circuit surface using electromagnetic energy
US5506753A (en) 1994-09-26 1996-04-09 International Business Machines Corporation Method and apparatus for a stress relieved electronic module
US5567654A (en) 1994-09-28 1996-10-22 International Business Machines Corporation Method and workpiece for connecting a thin layer to a monolithic electronic module's surface and associated module packaging
US5466634A (en) 1994-12-20 1995-11-14 International Business Machines Corporation Electronic modules with interconnected surface metallization layers and fabrication methods therefore
RU2075135C1 (en) 1995-01-13 1997-03-10 Акционерное общество Научно-производственная фирма "А3" Device for plasma flow processing of plates
JPH08201432A (en) 1995-01-25 1996-08-09 Matsushita Electric Ind Co Ltd Probe sheet and its manufacture
US5628917A (en) 1995-02-03 1997-05-13 Cornell Research Foundation, Inc. Masking process for fabricating ultra-high aspect ratio, wafer-free micro-opto-electromechanical structures
JP3197788B2 (en) 1995-05-18 2001-08-13 株式会社日立製作所 Method for manufacturing semiconductor device
US5646067A (en) 1995-06-05 1997-07-08 Harris Corporation Method of bonding wafers having vias including conductive material
US5659195A (en) 1995-06-08 1997-08-19 The Regents Of The University Of California CMOS integrated microsensor with a precision measurement circuit
US5648684A (en) 1995-07-26 1997-07-15 International Business Machines Corporation Endcap chip with conductive, monolithic L-connect for multichip stack
TW374211B (en) 1995-08-03 1999-11-11 Ibm Machine structures fabricated of multiple microstructure layers
WO1997007524A1 (en) 1995-08-14 1997-02-27 E.I. Du Pont De Nemours And Company Display panels using fibrous field emitters
US5798283A (en) 1995-09-06 1998-08-25 Sandia Corporation Method for integrating microelectromechanical devices with electronic circuitry
US5963788A (en) 1995-09-06 1999-10-05 Sandia Corporation Method for integrating microelectromechanical devices with electronic circuitry
US6012336A (en) 1995-09-06 2000-01-11 Sandia Corporation Capacitance pressure sensor
EP0771656A3 (en) * 1995-10-30 1997-11-05 Eastman Kodak Company Nozzle dispersion for reduced electrostatic interaction between simultaneously printed droplets
US5851845A (en) 1995-12-18 1998-12-22 Micron Technology, Inc. Process for packaging a semiconductor die using dicing and testing
US5707485A (en) 1995-12-20 1998-01-13 Micron Technology, Inc. Method and apparatus for facilitating removal of material from the backside of wafers via a plasma etch
KR100250848B1 (en) * 1995-12-27 2000-04-01 니시무로 타이죠 Reflective lcd device
US6083811A (en) 1996-02-07 2000-07-04 Northrop Grumman Corporation Method for producing thin dice from fragile materials
DE19613561C2 (en) 1996-04-04 2002-04-11 Micronas Gmbh Method for separating electrically tested electronic elements connected to one another in a body
KR20000016136A (en) 1996-05-31 2000-03-25 피터 무몰라 Method for treating articles with a plasma jet
WO1997045862A1 (en) 1996-05-31 1997-12-04 Ipec Precision, Inc. Non-contact holder for wafer-like articles
US5932940A (en) 1996-07-16 1999-08-03 Massachusetts Institute Of Technology Microturbomachinery
US5959747A (en) 1996-09-11 1999-09-28 California Institute Of Technology Compact architecture for holographic systems
US5919548A (en) 1996-10-11 1999-07-06 Sandia Corporation Chemical-mechanical polishing of recessed microelectromechanical devices
EP2270845A3 (en) 1996-10-29 2013-04-03 Invensas Corporation Integrated circuits and methods for their fabrication
KR100222299B1 (en) 1996-12-16 1999-10-01 윤종용 Wafer level chip scale package and method of manufacturing the same
DE19707887C2 (en) 1997-02-27 2002-07-11 Micronas Semiconductor Holding Process for producing and separating electronic elements with conductive contact connections
US6076256A (en) 1997-04-18 2000-06-20 Seagate Technology, Inc. Method for manufacturing magneto-optical data storage system
US6084777A (en) 1997-04-23 2000-07-04 Texas Instruments Incorporated Ball grid array package
US5880921A (en) 1997-04-28 1999-03-09 Rockwell Science Center, Llc Monolithically integrated switched capacitor bank using micro electro mechanical system (MEMS) technology
US6116863A (en) 1997-05-30 2000-09-12 University Of Cincinnati Electromagnetically driven microactuated device and method of making the same
US6142358A (en) 1997-05-31 2000-11-07 The Regents Of The University Of California Wafer-to-wafer transfer of microstructures using break-away tethers
JP3955659B2 (en) 1997-06-12 2007-08-08 リンテック株式会社 Electronic component die bonding method and die bonding apparatus used therefor
JPH1140520A (en) 1997-07-23 1999-02-12 Toshiba Corp Method of dividing wafer and manufacture of semiconductor device
US6075239A (en) 1997-09-10 2000-06-13 Lucent Technologies, Inc. Article comprising a light-actuated micromechanical photonic switch
US5998292A (en) 1997-11-12 1999-12-07 International Business Machines Corporation Method for making three dimensional circuit integration
US6071426A (en) 1997-12-08 2000-06-06 The Regents Of The University Of California Micro benchtop optics by bulk silicon micromachining
US6054335A (en) 1997-12-12 2000-04-25 Xerox Corporation Fabrication of scanning III-V compound light emitters integrated with Si-based actuators
US6116756A (en) 1997-12-12 2000-09-12 Xerox Corporation Monolithic scanning light emitting devices
US5944537A (en) 1997-12-15 1999-08-31 Xerox Corporation Photolithographically patterned spring contact and apparatus and methods for electrically contacting devices
WO1999049455A2 (en) 1998-03-26 1999-09-30 Digital Optics Corporation Integrated micro-optical systems
US6037667A (en) 1998-08-24 2000-03-14 Micron Technology, Inc. Socket assembly for use with solder ball
US6322903B1 (en) * 1999-12-06 2001-11-27 Tru-Si Technologies, Inc. Package of integrated circuits and vertical integration
US6147397A (en) 1999-12-28 2000-11-14 Maxim Integrated Products Stress isolated integrated circuit and method for making

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4463336A (en) * 1981-12-28 1984-07-31 United Technologies Corporation Ultra-thin microelectronic pressure sensors
US4733290A (en) * 1986-04-18 1988-03-22 M/A-Com, Inc. Semiconductor device and method of fabrication
US4870745A (en) * 1987-12-23 1989-10-03 Siemens-Bendix Automotive Electronics L.P. Methods of making silicon-based sensors
WO1998018337A1 (en) * 1996-10-31 1998-05-07 Compagnie Gervais Danone Solid food composition with overrun filling and method of preparation
US5904496A (en) * 1997-01-24 1999-05-18 Chipscale, Inc. Wafer fabrication of inside-wrapped contacts for electronic devices

Also Published As

Publication number Publication date
US6958285B2 (en) 2005-10-25
EP1412283A2 (en) 2004-04-28
US20020115234A1 (en) 2002-08-22
US6717254B2 (en) 2004-04-06
JP2004525778A (en) 2004-08-26
US20020113321A1 (en) 2002-08-22
AU2002306557A1 (en) 2002-09-12
WO2002068320A2 (en) 2002-09-06

Similar Documents

Publication Publication Date Title
WO2002068320A3 (en) Devices having substrates with openings passing through the substrates and conductors in the openings, and methods of manufacture
TW358992B (en) Semiconductor device and method of fabricating the same
WO2002078087A3 (en) Semiconductor chip having multiple conductive layers in an opening, and method for fabricating same
AU2854099A (en) Semiconductor device and method for manufacturing the same, circuit substrate, and electronic device
WO2002075783A8 (en) Wafer level interposer
WO2005065238A3 (en) Micro pin grid array with pin motion isolation
EP1041633A4 (en) Semiconductor device, method of manufacture thereof, circuit board, and electronic device
EP1005086A3 (en) Metal foil having bumps, circuit substrate having the metal foil, and semiconductor device having the circuit substrate
WO2002055431A3 (en) Wafer level interconnection
CA2249062A1 (en) Electronic device and method for fabricating the same
AU4322097A (en) Semiconductor device, method for manufacturing the same, circuit board, and flexible substrate
TW345710B (en) Chip supporting substrate for semiconductor package, semiconductor package and process for manufacturing semiconductor package
WO2002017387A3 (en) Conductive material patterning methods
EP0706208A3 (en) Semiconductor package integral with semiconductor chip and method of manufacturing thereof
AU6121598A (en) Electronic component and semiconductor device, method for manufacturing the same, circuit board have the same mounted thereon, and electronic equipment having the circuit board
WO2005011343A3 (en) Circuit board with embedded components and method of manufacture
AU2003301089A1 (en) Electronic devices including semiconductor mesa structures and conductivity junctions and methods of forming said devices
WO2006055476A3 (en) Method of integrating optical devices and electronic devices on an integrated circuit
WO2002051217A3 (en) Packaged integrated circuits and methods of producing thereof
EP2178112A3 (en) Solid-state imaging device and method of manufacturing the same
WO2002071560A3 (en) Separating of optical integrated modules and structures formed thereby
EP1050905A3 (en) Semiconductor device with insulating layer
WO1996036075A3 (en) Miniature semiconductor device for surface mounting
WO1995027313A1 (en) Method of manufacturing an antifuse with silicon spacers and resulting antifuse
EP1148543A3 (en) Semiconductor device and process of manufacturing the same

Legal Events

Date Code Title Description
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WWE Wipo information: entry into national phase

Ref document number: 2002780735

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 2002567846

Country of ref document: JP

121 Ep: the epo has been informed by wipo that ep was designated in this application
REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

WWP Wipo information: published in national office

Ref document number: 2002780735

Country of ref document: EP