WO2002006877A2 - Flip-chip mounted integrated optic receivers and transmitters - Google Patents
Flip-chip mounted integrated optic receivers and transmitters Download PDFInfo
- Publication number
- WO2002006877A2 WO2002006877A2 PCT/US2001/022032 US0122032W WO0206877A2 WO 2002006877 A2 WO2002006877 A2 WO 2002006877A2 US 0122032 W US0122032 W US 0122032W WO 0206877 A2 WO0206877 A2 WO 0206877A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- optical
- integrated circuit
- substrate
- radiation
- chip
- Prior art date
Links
- 230000003287 optical effect Effects 0.000 claims abstract description 236
- 230000005855 radiation Effects 0.000 claims abstract description 57
- 239000013307 optical fiber Substances 0.000 claims abstract description 52
- 239000000758 substrate Substances 0.000 claims description 66
- 238000000034 method Methods 0.000 claims description 25
- 230000008878 coupling Effects 0.000 claims description 12
- 238000010168 coupling process Methods 0.000 claims description 12
- 238000005859 coupling reaction Methods 0.000 claims description 12
- 229910052751 metal Inorganic materials 0.000 claims description 8
- 239000002184 metal Substances 0.000 claims description 8
- 238000012545 processing Methods 0.000 claims description 7
- 239000004065 semiconductor Substances 0.000 claims description 4
- 238000004806 packaging method and process Methods 0.000 claims description 2
- 239000000463 material Substances 0.000 description 19
- 239000010410 layer Substances 0.000 description 7
- 238000010586 diagram Methods 0.000 description 4
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 3
- 230000001934 delay Effects 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 229910000679 solder Inorganic materials 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 239000004593 Epoxy Substances 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 238000001816 cooling Methods 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 229910003460 diamond Inorganic materials 0.000 description 1
- 239000010432 diamond Substances 0.000 description 1
- 239000005350 fused silica glass Substances 0.000 description 1
- 230000036039 immunity Effects 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 230000000116 mitigating effect Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000012811 non-conductive material Substances 0.000 description 1
- 229910052594 sapphire Inorganic materials 0.000 description 1
- 239000010980 sapphire Substances 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 239000012780 transparent material Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/12—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof structurally associated with, e.g. formed in or on a common substrate with, one or more electric light sources, e.g. electroluminescent light sources, and electrically or optically coupled thereto
- H01L31/125—Composite devices with photosensitive elements and electroluminescent elements within one single body
-
- G—PHYSICS
- G02—OPTICS
- G02B—OPTICAL ELEMENTS, SYSTEMS OR APPARATUS
- G02B6/00—Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
- G02B6/24—Coupling light guides
- G02B6/42—Coupling light guides with opto-electronic elements
- G02B6/43—Arrangements comprising a plurality of opto-electronic elements and associated optical interconnections
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Chemical & Material Sciences (AREA)
- Composite Materials (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Electromagnetism (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Optics & Photonics (AREA)
- Optical Couplings Of Light Guides (AREA)
Abstract
An integrated circuit comprises one or more devices. One or more optical transmitters are coupled to receive electrical signals from at least one of the one or more devices. The one or more optical transmitters transmit radiation based on the received electrical signals. One or more optical receivers transmit electrical signals to at least one of the one or more devices based one received radiation. One or more optical fibers are each coupled to transmit radiation from the one or more optical transmitters and/or to transmit radiation to the one or more optical receivers. The integrated circuit, the one or more optical transmitters, and the one or more optical receivers are packaged to form a chip.
Description
OPTICAL INPUT/OUTPUT FOR INTEGRATED CIRCUIT DEVICES BACKGROUND OF THE INVENTION
FIELD OF THE INVENTION
The present invention relates generally to the field of integrated circuit devices. More particularly, the present invention relates to the field of input/output (I/O) for integrated circuit devices.
DESCRIPTION OF RELATED ART
Electrical interconnects present an obstacle to the continuing challenge to high speed integration in processors. Newer process generations tend to introduce metal layers to better enable die areas limited by transistor sizes. Because metal delays scale linearly while transistor delays scale by area, inter-unit delays are becoming a dominant measure of performance. As speed requirements continue to increase and the complexity of systems and subsystems grow, electrical interconnect bottlenecks arise at different hierarchies and limit system performance. Challenges in implementing electrical interconnects include increasing the bandwidth, reducing power, improving clock distribution, and mitigating electromagnetic interference (EMI).
A higher level integration implies demands for input and output (I/O) with higher bandwidth, particularly at the chip or module level. For typical processor designs, the I/O bandwidth for the processor is typically unable to keep pace with the processor's logic process because of the increased power dissipation required to drive fixed external loads at increased speeds and because of the increasingly careful designs required to account for receivers, transmitters, timing circuits, packages for thermal management, and limitations imposed by the I/O transmission medium.
BRIEF DESCRIPTION OF THE DRAWINGS
The present invention is illustrated by way of example and not limitation in the figures of the accompanying drawings, in which like references indicate similar elements and in which: Figure 1 illustrates an exemplary arrangement of integrated circuit chips coupled by optical links;
Figure 2 illustrates, for one embodiment, two integrated circuit chip stacks each comprising an optical input/output (I/O) system coupled by an optical link;
Figure 3 illustrates, for one embodiment, a flow diagram to form an integrated circuit chip with an optical I/O system;
Figure 4 illustrates, for one embodiment, an integrated circuit chip stack comprising an optical I/O system;
Figure 5 illustrates, for one embodiment, an optical subsystem for the optical I/O system of Figure 4; Figure 6 illustrates, for one embodiment, a partial front view of a bench for coupling optical fibers for the optical I/O system of Figure 4;
Figure 7 illustrates, for one embodiment, atop view of an optical groove defined by the bench of Figure 6;
Figure 8 illustrates, for another embodiment, an integrated circuit chip stack comprising an optical I/O system; and
Figure 9 illustrates, for one embodiment, a portion of an integrated circuit chip stack comprising an optical I/O system on an edge of the chip stack.
DETAILED DESCRIPTION
The following detailed description sets forth an embodiment or embodiments in accordance with the present invention for optical input/output for integrated circuit devices. In the following description, details are set forth such as specific optical components, materials, etc., in order to provide a thorough understanding of the present invention. It will be evident, however, that the present invention may be practiced without these details. In other instances, well-known semiconductor processing techniques, etc., have not been described in particular detail so as not to obscure the present invention.
Figure 1 illustrates an exemplary arrangement of integrated circuit (IC) chips 110, 120, 130, 140, and 150 coupled by optical links 102, 104, and 106. Although one or more embodiments are described in connection with the arrangement of Figure 1, any suitable arrangement of chips coupled by optical links may be used.
Optical link 102 couples chips 110 and 120. Optical link 104 couples chips 120 and 130. Optical link 106 couples chips 120, 140, and 150. Chips 120, 140, and 150 each share at least a portion of optical link 106 with one another. Chips 110, 120, 130, 140, and 150 communicate with one another by transmitting radiation over optical link 102, 104, and/or 106. Each chip 110, 120, 130, 140, and 150 may transmit and/or receive any suitable radiation, such as light for example, in any suitable manner over optical link 102, 104, and/or 106. Each optical link 102, 104, and 106 may be implemented in any suitable manner using any suitable medium or material. Each optical link 102, 104, and 106 for one embodiment may be implemented using one or more suitable optical fibers. Chips 110, 120, 130, 140, and/or 150 may also communicate with one another over any suitable one or more electrical links.
Figure 2 illustrates, for one embodiment, a stack for chip 110 and a stack for chip 120. Chip 110 comprises an integrated circuit 212 comprising one or more devices and an optical input/output (I/O) system 214 electrically coupled to integrated circuit 212. Chip 120 comprises an integrated circuit 222 comprising one or more devices and an optical I/O system 224 electrically coupled to integrated circuit 222. Optical I/O systems 214 and 224 each couple optical link 102 to chips 110 and 120, respectively. Optical I/O system 224 also couples optical links 104 and 106 to chip 120.
Each integrated circuit 212 and 222 may comprise any suitable one or more devices to implement any suitable one or more functions. As one example, integrated circuit 212 and/or integrated circuit 222 may each implement a microprocessor. Each integrated circuit 212 and 222 may be formed in any suitable manner using any suitable processing techniques.
One or more devices of integrated circuit 212 communicate with one or more devices of integrated circuit 222 by outputting electrical signals to optical I/O system 214. Optical I/O system 214 transmits radiation based on the received electrical signals over optical link 102 to optical I/O system 224. Based on the received radiation, optical I/O system 224 transmits electrical signals to one or more devices of integrated circuit 222.
Similarly, one or more devices of integrated circuit 222 communicate with one or more devices of integrated circuit 212 by outputting electrical signals to optical I/O system 224. Optical I/O system 224 transmits radiation based on the received electrical signals over optical link 102 to optical I/O system 214. Based on the received radiation, optical I/O system 214 transmits electrical signals to one or more devices of integrated circuit 212.
One or more devices of integrated circuit 212 for one embodiment may also communicate with one or more other devices of integrated circuit 212 through optical I/O system 214. Similarly, one or more devices of integrated circuit 222 for one embodiment may also communicate with one or more other devices of integrated circuit 222 through optical I/O system 224.
Each optical I/O system 214 and 224 comprises one or more optical transmitters to transmit radiation based on received electrical signals and one or more optical receivers to transmit electrical signals based on received radiation. Each optical I/O system 214 and 224 may comprise any suitable material and/or optical component(s). For one embodiment, as illustrated in Figure 2, optical I/O system 214 transmits radiation over a link portion 201 of one or more optical fibers, for example, of optical link 102 to optical I/O system 224 and receives radiation transmitted from optical I/O system 224 over a link portion 202 of one or more optical fibers, for example, of optical link 102. For another embodiment, optical I/O system 214 transmits radiation to optical I/O system 224 and receives radiation from optical I/O system 224 over at least the same portion of optical link 102. Where optical link 102 is implemented with one or more optical fibers, for example, optical I/O system 214 transmits radiation to optical I/O system 224 and receives radiation from optical I/O system 224 over the same one or more optical fibers. As illustrated in Figure 2, chips 110 and 120 may be mounted to a chip carrier 230 that may be mounted to a printed circuit board 240. Chips 110 and 120 for one embodiment communicate with one another over one or more electrical links formed in chip carrier 230 and/or printed circuit board 240. Chips 110 and 120 may be mounted to chip carrier 230 in any suitable manner using any suitable techniques, and chip carrier 230
may be mounted to printed circuit board 240 in any suitable manner using any suitable techniques.
Chips 130, 140, and 150 for one embodiment each similarly comprise any suitable integrated circuit of one or more devices and any suitable optical I/O system to communicate over optical links 104 and/or 106.
By communicating over optical links 102, 104, and 106, chips 110, 120, 130, 140, and 150 benefit from one or more advantages of using optical systems, such as potentially higher bandwidth, higher noise immunity, and lower power, for example, relative to communicating over electrical links. Each chip 110, 120, 130, 140, and 150 may be formed in any suitable manner using any suitable techniques. For one embodiment, as illustrated in Figure 3, each chip
110, 120, 130, 140, and 150 may be formed in accordance with a flow diagram 300.
Figure 4 illustrates one embodiment of a stack for chip 110. Although described in connection with an embodiment as illustrated in Figure 4, flow diagram 300 may be used to form other suitable embodiments for each chip 110, 120, 130, 140, and/or 150.
For block 302 of flow diagram 300, an integrated circuit comprising one or more devices is formed. Any suitable integrated circuit comprising any suitable one or more devices may be formed using any suitable processing techniques.
For one embodiment, as illustrated in Figure 4, a substrate 410 is processed to form one or more devices represented by device wells 411 and 412. Substrate 410 may comprise any suitable material, such as silicon (Si) for example. A contact layer 420 comprising one or more electrically conductive contacts represented by contacts 421, 422, and 423 is formed over a front side of substrate 410. Each contact is electrically coupled to at least one device formed on substrate 410. Contact layer 420 for one embodiment is a
first metal layer formed over substrate 410. One or more interlayer device and interconnect layers 430 are formed over contact layer 420 to form integrated circuit 212.
For block 304, the integrated circuit formed for block 302 is processed to mount an optical input/output (I/O) system to the integrated circuit. The integrated circuit may be processed in any suitable manner using any suitable processing techniques. The integrated circuit for one embodiment is processed in any suitable manner using any suitable processing techniques to mount the optical I/O system to a back side of the integrated circuit.
For one embodiment, as illustrated in Figure 4, integrated circuit 212 is processed to form one or more electrically conductive vias, represented by vias 441, 442, and 443, extending from a back side of substrate 410 to an electrically conductive contact in contact layer 420. As illustrated in Figure 4, each via 441, 442, and 443 extends from the back side of substrate 410 to contact 421, 422, and 423, respectively. One or more electrically conductive contacts represented by contacts 451, 452, and 453 are formed over the one or more vias. Each via 441, 442, and 443 for one embodiment comprises a suitable electrically conductive material, such as a suitable metal for example, coupling each pair of contacts 421 and 451, 422 and 452, and 423 and 453, respectively. Each via 441, 442, and 443 for one embodiment also comprises a suitable electrically insulative material, such as a suitable oxide for example, to isolate the conductive material from substrate 410 and prevent shorting of substrate 410. Where at least a portion of substrate 410 comprises a relatively non-conductive material, such as sapphire for example, at least a portion of each via 441, 442, and 443 near such material of substrate 410 may be formed without insulative material.
For block 306, an optical I/O system is formed and mounted to the integrated circuit. The optical I/O system may be formed in any suitable manner using any suitable material and/or optical component(s). The optical I/O system may be mounted to the integrated circuit in any suitable manner using any suitable techniques. For one embodiment, as illustrated in Figure 4, optical I/O system 214 comprises one or more optical transmitters represented by an optical transmitter 511 and one or more optical receivers represented by an optical receiver 512. At least a portion of each optical transmitter and receiver is integrated on a substrate 510. Each optical transmitter transmits radiation based on received electrical signals and may comprise any suitable components and/or circuitry. For one embodiment, each optical transmitter comprises a vertical cavity surface emitting laser (VCSEL) and associated optical transmitter driver circuitry. Each optical receiver transmits electrical signals based on received radiation and may comprise any suitable components and/or circuitry. Each optical receiver for one embodiment comprises a metal semiconductor metal (MSM) detector and associated optical receiver circuitry. Each optical receiver for another embodiment comprises a PN junction diode and associated optical receiver circuitry. Substrate 510 may comprise any suitable material. Substrate 510 for one embodiment comprises a suitable III-V semiconductor material, such as gallium arsenide (GaAs) for example.
Optical I/O system 214 also comprises one or more micro optical elements 520 and one or more benches 530. Each bench 530 couples one or more optical fibers, represented by optical fibers 541 and 542, each relative to an optical transmitter to direct radiation transmitted by the optical transmitter over an optical fiber and/or relative to an optical receiver to direct radiation received over an optical fiber to an optical receiver. Each bench 530 may be formed in any suitable manner and may comprise any suitable material,
such as silicon (Si) for example. Each bench 530 may be formed to couple any suitable number of optical fibers for optical I/O system 214.
Each optical fiber transmits radiation to optical I/O system 214 and/or transmits radiation from optical I/O system 214. Each optical fiber for one embodiment transmits radiation as a guided wave. Each optical fiber may be formed in any suitable manner and may comprise any suitable medium or material.
Each micro optical element 520 helps direct radiation from an optical transmitter and/or to an optical receiver. Each micro optical element 520 may be formed in any suitable manner and may comprise any suitable material. Each optical element 520 may be, for example, a diffractive optical element (DOE) formed of a suitable material, such as fused silica for example, or a refractive optical element formed of a suitable material.
Figure 5 illustrates, for one embodiment, an optical subsystem 550 for optical I/O system 214. Optical subsystem 550 comprises optical fiber 542, one bench 530, micro optical element(s) 520, and optical receiver 512. Bench 530 couples optical fiber 542 in an optical groove 531 relative to optical receiver 512. Optical fiber 542 transmits radiation from another chip, for example, into a corner turning mirror 532 defined by bench 530 in optical groove 531. Corner turning mirror 532 directs the received radiation into micro optical element 520 which then further directs the received radiation along one or more paths to optical receiver 512. Bench 530 may define corner turning mirror 532 at any suitable angle relative to the normal plane of incidence on the optical groove, such as at approximately 45 degrees or at approximately 53.7 degrees for example. Figure 6 illustrates, for one embodiment, a partial front view of bench 530 for coupling exemplary optical fibers 542, 543, and 544 for optical I/O system 214 in respective optical grooves.
Figure 7 illustrates, for one embodiment, a top view of an optical groove defined by bench 530.
For transmitting radiation from optical I/O system 214, optical transmitter 511 transmits radiation to micro optical element 520 which directs the transmitted radiation along one or more paths to a corner turning mirror defined by bench 530 in a groove coupling optical fiber 541. The corner turning mirror directs the radiation onto optical fiber 541 for transmission to another chip, for example.
One or more micro optical elements 520 for one embodiment may be formed to direct radiation from one or more optical transmitters to one or more optical receivers on chip 110.
Optical I/O system 214 for one embodiment is formed by processing substrate 510 to integrate one or more optical transmitters and one or more optical receivers on substrate 510, inserting optical fibers into respective grooves defined by bench(es) 530, mounting bench(es) 530 to micro optical element(s) 520, and mounting micro optical element(s) 520 to substrate 510. The one or more optical transmitters and receivers are integrated on substrate 510 and micro optical element(s) 520 and bench(es) 530 are mounted to substrate 510 such that radiation may be directed from one or more optical fibers to one or more optical receivers, from one or more optical transmitters to one or more optical fibers, and/or from one or more optical transmitters to one or more optical receivers. Micro optical element(s) 520 for one embodiment are flip-chip mounted to substrate 510 using, for example, suitable alignment marks and/or suitable self-aligning locking posts.
Optical I/O system 214 for one embodiment may transmit and receive radiation over the same one or more optical fibers by directing radiation from one or more optical transmitters to an optical fiber and directing radiation from that same optical fiber to one
or more optical receivers. Optical I/O system 214 for one embodiment may transmit radiation from more than one optical transmitter to the same one optical fiber using a suitable combiner, for example, coupled at an end of the optical fiber. Optical I/O system 214 for one embodiment may receive radiation at more than one optical receiver from the same one optical fiber using a suitable splitter, for example, coupled at an end of the optical fiber.
Substrate 510 is mounted to integrated circuit 212 to couple one or more optical transmitters to receive electrical signals from integrated circuit 212 and to couple one or more optical receivers to transmit electrical signals to integrated circuit 212. Substrate 510 for one embodiment is processed to form on a back side of substrate 510 one or more electrically conductive contacts, represented by contacts 561, 562, and 563, each electrically coupled to one or more optical transmitters and/or to one or more optical receivers. Substrate 510 may then be mounted to integrated circuit 212 by coupling the one or more contacts of substrate 510 to one or more contacts of integrated circuit 212. For one embodiment, substrate 510 is flip-chip mounted to integrated circuit 212.
Substrate 510 may be mounted, for example, using a suitable controlled collapse chip connection (C4) bump bonding technique. As illustrated in Figure 4, each contact 611, 612, and 613 is mounted to each contact 451, 452, and 453, respectively, by a solder bump 611, 612, and 613, respectively. One or more devices of integrated circuit 212 may then communicate with optical I/O system 214 through contacts 421, 422, and/or 423, vias 441,
442, and/or 443, and contacts 451, 452, and/or 453, respectively.
Any space between substrate 510 and integrated circuit 212 may be filled with a suitable underfill material 620, such as a material comprising epoxy and silica for example. Underfill material 620 for one embodiment is potentially thermally conductive
to help remove heat from integrated circuit 212, for example. Underfill 620 may comprise, for example, thermal conductive tubes such as micro-channel copper tubes for example.
Each optical transmitter and receiver for one embodiment is wholly integrated on substrate 510. For another embodiment, only a portion of one or more optical transmitters and/or only a portion of one or more optical receivers are integrated on substrate 510 with each remaining portion integrated on substrate 410. At least a portion of one or more optical transmitter driver circuits, for example, may be integrated on substrate 410 and electrically coupled to a corresponding portion of an optical transmitter in mounting substrate 510 to substrate 410. At least a portion of one or more optical receiver circuits, for example, may be integrated on substrate 410 and electrically coupled to a corresponding portion of an optical receiver in mounting substrate 510 to substrate 410. For one embodiment, each portion of each optical transmitter and/or of each optical receiver may be integrated on substrate 410 as substrate 410 is processed to form one or more devices.
For another embodiment, as illustrated in Figure 8, one or more optical receivers, represented by optical receiver 812, may be wholly integrated on substrate 410. Optical I/O system 214 may then direct radiation from one or more optical fibers to an optical receiver through substrate 510 and underfill 620. Substrate 510 and underfill 620 are then each to comprise a suitable optically transparent material. For one embodiment, as illustrated in Figure 8, at least a portion of one or more other optical receivers, represented by optical receiver 512, may also be integrated on substrate 510.
The mounting of substrate 510 to integrated circuit 410 for one embodiment is performed at the substrate or wafer level. The mounting of micro optical element(s) 520
and bench(es) 530 for one embodiment is also performed at the wafer level. For another embodiment, substrate 410 with mounted substrate 510 is diced prior to mounting micro optical element(s) 520 and bench(es) 530.
For block 308 of Figure 3, the integrated circuit with the mounted optical I/O system is packaged to form a chip. The integrated circuit with the mounted optical I/O system may be packaged in any suitable manner using any suitable techniques.
For one embodiment, as illustrated in Figure 4, a suitable heat spreader and/or a heat sink 710 are mounted to optical I/O system 214 prior to or in packaging chip 110. Any suitable heat spreader and/or heat sink may be used, such as a thermal gel, diamond cooling structures, and/or heat pipes for example. For one embodiment where optical I/O system 214 consumes only a relatively small area over integrated circuit 212, optical I/O system 214 may be formed on an edge of chip 110 as illustrated in Figure 9. In this manner, a suitable heat spreader 910 and/or a suitable heat sink 920 may be mounted to integrated circuit 212 to better enable thermal management of chip 110. Integrated circuit 212 may be mounted to chip carrier 230 in any suitable manner.
Integrated circuit 212 for one embodiment is processed to form on a front side of integrated circuit 212 one or more electrically conductive contacts, represented by contacts 721, 722, 723, 724, 725, and 726, each electrically coupled to one or more devices of integrated circuit 212. Integrated circuit 212 may then be mounted to chip carrier 230 by coupling the one or more contacts to chip carrier 230.
For one embodiment, integrated circuit 212 is flip-chip mounted to chip carrier
230. Integrated circuit 212 may be mounted, for example, using a suitable controlled collapse chip connection (C4) bump bonding technique. As illustrated in Figure 4, each contact 721, 722, 723, 724, 725, and 726 is mounted to chip carrier 230 by a solder bump
731, 732, 733, 734, 735, and 736, respectively. The space between integrated circuit 212 and chip carrier 230 may be filled with a suitable underfill material 740.
Although described as mounting optical I/O system 214 to a back side of integrated circuit 212 for optical communication to one or more other chips, for example, optical I/O system 214 for another embodiment may be mounted to the front side of integrated circuit 212 similarly as described for mounting optical I/O system 214 to the back side of integrated circuit 212. Optical I/O system 214 may be mounted, for example, to one or more electrically conductive contacts represented by contacts 721-726 formed on the front side of integrated circuit 212. For block 310 of Figure 3, the formed chip is coupled to one or more other chips by one or more optical links. Each chip may be coupled by an optical link in any suitable manner. For one embodiment where optical fibers are coupled to an optical I/O system of each chip, each optical fiber coupled to each chip may be coupled to another optical fiber coupled to another chip using a suitable optical fiber connector. In the foregoing description, the invention has been described with reference to specific exemplary embodiments thereof. It will, however, be evident that various modifications and changes may be made thereto without departing from the broader spirit or scope of the present invention as defined in the appended claims. The specification and drawings are, accordingly, to be regarded in an illustrative rather than a restrictive sense.
Claims
1. An apparatus comprising:
(a) an integrated circuit comprising one or more devices; (b) an optical input/output (I/O) system comprising:
(i) one or more optical transmitters each coupled to receive electrical signals from at least one of the one or more devices and to transmit radiation based on the received electrical signals, and
(ii) one or more optical receivers each coupled to transmit electrical signals to at least one of the one or more devices based on received radiation; and
(c) one or more optical fibers coupled to the optical I/O system, each optical fiber to transmit radiation from the one or more optical transmitters and/or to transmit radiation to the one or more optical receivers, wherein the integrated circuit and the optical I/O system are packaged to form a chip.
2. The apparatus of claim 1, wherein each optical transmitter comprises a vertical cavity surface emitting laser.
3. The apparatus of claim 1, wherein each optical receiver comprises a metal semiconductor metal detector.
4. The apparatus of claim 1, wherein the optical I/O system comprises a substrate on which at least a portion of each optical transmitter is integrated.
5. The apparatus of claim 4, wherein at least a portion of each optical receiver is integrated on the substrate.
6. The apparatus of claim 4, wherein the one or more optical receivers are integrated on a substrate on which the integrated circuit is integrated.
7. The apparatus of claim 4, wherein the substrate is flip-chip mounted to the integrated circuit.
8. The apparatus of claim 4, wherein the substrate is mounted to the integrated circuit through a controlled collapse chip connection.
9. The apparatus of claim 4, wherein a back side of the substrate is mounted to a back side of the integrated circuit.
10. The apparatus of claim 1, wherein the integrated circuit comprises a substrate through which one or more vias extend to electrically couple one or more devices of the integrated circuit to the optical I/O system.
11. The apparatus of claim 1, wherein the optical I/O system comprises one or more micro optical elements coupled to direct radiation from the one or more optical transmitters to the one or more optical fibers and/or to direct radiation from the one or more optical fibers to the one or more optical receivers.
12. The apparatus of claim 1, comprising one or more benches to couple the one or more optical fibers each relative to an optical transmitter and/or an optical receiver.
13. A method comprising: forming an integrated circuit comprising one or more devices; coupling one or more optical transmitters to receive electrical signals from at least one of the one or more devices, the one or more optical transmitters to transmit radiation based on the received electrical signals; coupling one or more optical receivers to transmit electrical signals to at least one of the one or more devices based on received radiation; coupling one or more optical fibers each to transmit radiation from the one or more optical transmitters and/or to transmit radiation to the one or more optical receivers; and packaging the integrated circuit, the one or more optical transmitters, and the one or more optical receivers to form a chip.
14. The method of claim 13, comprising integrating at least a portion of each optical transmitter on a substrate.
15. The method of claim 14, comprising integrating at least a portion of each optical receiver on the substrate.
16. The method of claim 14, comprising integrating the one or more optical receivers on a substrate on which the integrated circuit is integrated.
17. The method of claim 14, comprising flip-chip mounting the substrate to the integrated circuit.
18. The method of claim 14, comprising mounting the substrate to the integrated circuit using a controlled collapse chip connection bump bonding technique.
19. The method of claim 14, comprising mounting a back side of the substrate to a back side of the integrated circuit.
20. The method of claim 13, comprising processing a back side of a substrate of the integrated circuit to form one or more vias extending through the substrate to electrically couple one or more devices of the integrated circuit to one or more optical transmitters and/or one or more optical receivers.
21. The method of claim 13, comprising coupling one or more micro optical elements to direct radiation from the one or more optical transmitters to the one or more optical fibers and/or to direct radiation from the one or more optical fibers to the one or more optical receivers.
22. The method of claim 13, wherein the coupling one or more optical fibers comprises coupling one or more benches to couple the one or more optical fibers each' relative to an optical transmitter and/or an optical receiver.
23. An apparatus comprising: a plurality of chips, each chip coupled to at least one other chip by one or more optical fibers, each chip comprising:
(a) an integrated circuit comprising one or more devices; and (b) an optical input/output (I/O) system comprising:
(i) one or more optical transmitters each coupled to receive electrical signals from at least one of the one or more devices and to transmit radiation over one or more optical fibers coupled to the optical I/O system based on the received electrical signals, and (ii) one or more optical receivers each coupled to transmit electrical signals to at least one of the one or more devices based on radiation received over one or more optical fibers coupled to the optical I/O system.
24. The apparatus of claim 23, comprising a chip carrier, wherein at least two of the chips are mounted to the chip carrier.
25. The apparatus of claim 23, wherein the optical I/O system comprises a substrate on which at least a portion of each optical transmitter is integrated.
26. The apparatus of claim 25, wherein at least a portion of each optical receiver is integrated on the substrate.
27. The apparatus of claim 25, wherein the one or more optical receivers are integrated on a substrate on which the integrated circuit is integrated.
28. The apparatus of claim 25, wherein a back side of the substrate is mounted to a back side of the integrated circuit.
29. The apparatus of claim 23, wherein the optical I/O system comprises one or more optical elements coupled to direct radiation from the one or more optical transmitters to the one or more optical fibers coupled to the optical I/O system and to direct radiation from the one or more optical fibers coupled to the optical I/O system to the one or more optical receivers.
30. The apparatus of claim 23, wherein the optical I/O system comprises one or more benches to couple the one or more optical fibers each relative to an optical transmitter and/or an optical receiver.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| AU2001273424A AU2001273424A1 (en) | 2000-07-18 | 2001-07-13 | Flip-chip mounted integrated optic receivers and transmitters |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US61875600A | 2000-07-18 | 2000-07-18 | |
| US09/618,756 | 2000-07-18 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| WO2002006877A2 true WO2002006877A2 (en) | 2002-01-24 |
| WO2002006877A3 WO2002006877A3 (en) | 2003-04-03 |
Family
ID=24479007
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/US2001/022032 WO2002006877A2 (en) | 2000-07-18 | 2001-07-13 | Flip-chip mounted integrated optic receivers and transmitters |
Country Status (3)
| Country | Link |
|---|---|
| AU (1) | AU2001273424A1 (en) |
| TW (1) | TW535299B (en) |
| WO (1) | WO2002006877A2 (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2011056339A1 (en) * | 2009-11-05 | 2011-05-12 | The Boeing Company | Transceiver for plastic optical fiber networks |
| US9105790B2 (en) | 2009-11-05 | 2015-08-11 | The Boeing Company | Detector for plastic optical fiber networks |
| CN106373976A (en) * | 2015-07-20 | 2017-02-01 | 格罗方德半导体公司 | Die-die stacking |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5416861A (en) * | 1994-04-29 | 1995-05-16 | University Of Cincinnati | Optical synchronous clock distribution network and high-speed signal distribution network |
| US5426072A (en) * | 1993-01-21 | 1995-06-20 | Hughes Aircraft Company | Process of manufacturing a three dimensional integrated circuit from stacked SOI wafers using a temporary silicon substrate |
| US5513021A (en) * | 1993-11-09 | 1996-04-30 | Hewlett-Packard Company | Optical detectors and sources with merged holographic optical elements suitable for optoelectronic interconnects |
| US5696862A (en) * | 1994-11-17 | 1997-12-09 | Robert Bosch Gmbh | Optical transmitting and receiving device having a surface-emitting laser |
| US6005262A (en) * | 1997-08-20 | 1999-12-21 | Lucent Technologies Inc. | Flip-chip bonded VCSEL CMOS circuit with silicon monitor detector |
-
2001
- 2001-07-13 WO PCT/US2001/022032 patent/WO2002006877A2/en active Application Filing
- 2001-07-13 AU AU2001273424A patent/AU2001273424A1/en not_active Abandoned
- 2001-07-18 TW TW90117577A patent/TW535299B/en not_active IP Right Cessation
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5426072A (en) * | 1993-01-21 | 1995-06-20 | Hughes Aircraft Company | Process of manufacturing a three dimensional integrated circuit from stacked SOI wafers using a temporary silicon substrate |
| US5513021A (en) * | 1993-11-09 | 1996-04-30 | Hewlett-Packard Company | Optical detectors and sources with merged holographic optical elements suitable for optoelectronic interconnects |
| US5416861A (en) * | 1994-04-29 | 1995-05-16 | University Of Cincinnati | Optical synchronous clock distribution network and high-speed signal distribution network |
| US5696862A (en) * | 1994-11-17 | 1997-12-09 | Robert Bosch Gmbh | Optical transmitting and receiving device having a surface-emitting laser |
| US6005262A (en) * | 1997-08-20 | 1999-12-21 | Lucent Technologies Inc. | Flip-chip bonded VCSEL CMOS circuit with silicon monitor detector |
Non-Patent Citations (3)
| Title |
|---|
| KOBAYASHI Y ET AL: "IMPROVEMENT OF COUPLING EFFICIENCY FOR PASSIVE ALIGNMENT OF STACKEDMULTIFIBER TAPES TO A VERTICAL-CAVITY SURFACE-EMITTING LASER ARRAY" JAPANESE JOURNAL OF APPLIED PHYSICS, PUBLICATION OFFICE JAPANESE JOURNAL OF APPLIED PHYSICS. TOKYO, JP, vol. 36, no. 3B, PART 1, 1 March 1997 (1997-03-01), pages 1872-1875, XP000703117 ISSN: 0021-4922 * |
| NAGATA T ET AL: "SINGLE CHIP INTERGATION OF LED, WAVEGUIDE AND MICROMIRRORS" EXTENDED ABSTRACTS OF THE INTERNATIONAL CONFERENCE ON SOLID STATE DEVICES AND MATERIALS, JAPAN SOCIETY OF APPLIED PHYSICS. TOKYO, JA, 23 August 1994 (1994-08-23), pages 90-92, XP000543893 * |
| SASAKI J ET AL: "Hybrid integrated 44 optical matrix switch using self-aligned semiconductor optical amplifier gate arrays and silica planar lightwave circuit" ELECTRONICS LETTERS, IEE STEVENAGE, GB, vol. 34, no. 10, 14 May 1998 (1998-05-14), pages 986-987, XP006009768 ISSN: 0013-5194 * |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2011056339A1 (en) * | 2009-11-05 | 2011-05-12 | The Boeing Company | Transceiver for plastic optical fiber networks |
| US8983302B2 (en) | 2009-11-05 | 2015-03-17 | The Boeing Company | Transceiver for plastic optical fiber networks |
| US9105790B2 (en) | 2009-11-05 | 2015-08-11 | The Boeing Company | Detector for plastic optical fiber networks |
| CN106373976A (en) * | 2015-07-20 | 2017-02-01 | 格罗方德半导体公司 | Die-die stacking |
| US9806067B2 (en) | 2015-07-20 | 2017-10-31 | Globalfoundries Inc. | Die-die stacking |
| US10283490B2 (en) | 2015-07-20 | 2019-05-07 | Globalfoundries Inc. | Communicating optical signals between stacked dies |
Also Published As
| Publication number | Publication date |
|---|---|
| WO2002006877A3 (en) | 2003-04-03 |
| TW535299B (en) | 2003-06-01 |
| AU2001273424A1 (en) | 2002-01-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10229898B2 (en) | Packaging optoelectronic components and CMOS circuitry using silicon-on-insulator substrates for photonics applications | |
| US8265432B2 (en) | Optical transceiver module with optical windows | |
| CN107040318B (en) | Method and system for communication | |
| US9829661B2 (en) | Method and system for hybrid integration of optical communication systems | |
| KR100633837B1 (en) | Silicon carrier for optical interconnect modules | |
| US6955481B2 (en) | Method and apparatus for providing parallel optoelectronic communication with an electronic device | |
| US5416872A (en) | Arrangement for interconnecting an optical fiber an optoelectronic component | |
| US8559474B2 (en) | Silicon carrier optoelectronic packaging | |
| US9057853B2 (en) | Apparatus having an embedded 3D hybrid integration for optoelectronic interconnects | |
| JP2014035546A (en) | Method and system for hybrid integration of optical communication system | |
| EP2859394B1 (en) | Tsv substrate with mirror and its application in high-speed optoelectronic packaging | |
| WO1999032910A1 (en) | Method and apparatus providing optical input/output through the back side of an integrated circuit die | |
| US6922496B2 (en) | Integrated VCSELs on ASIC module using flexible electrical connections | |
| US20050205957A1 (en) | Integrated VCSELs on traditional VLSI packaging | |
| WO2002006877A2 (en) | Flip-chip mounted integrated optic receivers and transmitters | |
| CN116195207A (en) | Hybrid integration of micro LED interconnects with ICs | |
| CN114930525B (en) | Photoelectric sealing integrated device | |
| WO2023087323A1 (en) | Photoelectric transceiver assembly and method for manufacturing same | |
| Kash et al. | 24-channel optical transceiver module for waveguide-on-card interconnects | |
| CN114930525A (en) | Photoelectric sealing integrated device | |
| Kuznia et al. | Ultra-thin silicon-on-sapphire for flip-chip based CMOS/optoelectronic device integration |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW |
|
| AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
| DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
| REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
| 122 | Ep: pct application non-entry in european phase | ||
| NENP | Non-entry into the national phase in: |
Ref country code: JP |