WO2001037484A3 - Serializing data using hazard-free multilevel glitchless multiplexing - Google Patents

Serializing data using hazard-free multilevel glitchless multiplexing Download PDF

Info

Publication number
WO2001037484A3
WO2001037484A3 PCT/US2000/030140 US0030140W WO0137484A3 WO 2001037484 A3 WO2001037484 A3 WO 2001037484A3 US 0030140 W US0030140 W US 0030140W WO 0137484 A3 WO0137484 A3 WO 0137484A3
Authority
WO
WIPO (PCT)
Prior art keywords
glitchless
data
multiplexors
high performance
multiplexing
Prior art date
Application number
PCT/US2000/030140
Other languages
French (fr)
Other versions
WO2001037484A2 (en
Inventor
Michael J Bowes
Original Assignee
Broadcom Corp
Michael J Bowes
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US09/528,434 external-priority patent/US6850521B1/en
Application filed by Broadcom Corp, Michael J Bowes filed Critical Broadcom Corp
Priority to AT00978331T priority Critical patent/ATE252298T1/en
Priority to EP00978331A priority patent/EP1232604B1/en
Priority to AU15803/01A priority patent/AU1580301A/en
Priority to DE60005993T priority patent/DE60005993T2/en
Publication of WO2001037484A2 publication Critical patent/WO2001037484A2/en
Publication of WO2001037484A3 publication Critical patent/WO2001037484A3/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic control in data switching networks
    • H04L47/10—Flow control; Congestion control
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/64—Hybrid switching systems
    • H04L12/6402—Hybrid switching fabrics
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/64—Hybrid switching systems
    • H04L12/6418—Hybrid transport
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic control in data switching networks
    • H04L47/10—Flow control; Congestion control
    • H04L47/13—Flow control; Congestion control in a LAN segment, e.g. ring or bus
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic control in data switching networks
    • H04L47/10—Flow control; Congestion control
    • H04L47/24—Traffic characterised by specific attributes, e.g. priority or QoS
    • H04L47/2408—Traffic characterised by specific attributes, e.g. priority or QoS for supporting different services, e.g. a differentiated services [DiffServ] type of service
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic control in data switching networks
    • H04L47/10—Flow control; Congestion control
    • H04L47/24—Traffic characterised by specific attributes, e.g. priority or QoS
    • H04L47/2425—Traffic characterised by specific attributes, e.g. priority or QoS for supporting services specification, e.g. SLA
    • H04L47/2433—Allocation of priorities to traffic types
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic control in data switching networks
    • H04L47/10—Flow control; Congestion control
    • H04L47/24—Traffic characterised by specific attributes, e.g. priority or QoS
    • H04L47/2441—Traffic characterised by specific attributes, e.g. priority or QoS relying on flow classification, e.g. using integrated services [IntServ]
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic control in data switching networks
    • H04L47/10—Flow control; Congestion control
    • H04L47/24—Traffic characterised by specific attributes, e.g. priority or QoS
    • H04L47/2458—Modification of priorities while in transit
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic control in data switching networks
    • H04L47/10—Flow control; Congestion control
    • H04L47/32—Flow control; Congestion control by discarding or delaying data units, e.g. packets or frames
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/35—Switches specially adapted for specific applications
    • H04L49/351—Switches specially adapted for specific applications for local area network [LAN], e.g. Ethernet switches
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5672—Multiplexing, e.g. coding, scrambling
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/64—Hybrid switching systems
    • H04L12/6402—Hybrid switching fabrics
    • H04L2012/6408—Shared Medium, e.g. memory, bus, ring
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/64—Hybrid switching systems
    • H04L12/6418—Hybrid transport
    • H04L2012/6464—Priority
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/64—Hybrid switching systems
    • H04L12/6418—Hybrid transport
    • H04L2012/6472—Internet
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/64—Hybrid switching systems
    • H04L12/6418—Hybrid transport
    • H04L2012/6481—Speech, voice
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/20—Support for services
    • H04L49/201—Multicast operation; Broadcast operation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/25—Routing or path finding in a switch fabric
    • H04L49/253—Routing or path finding in a switch fabric using establishment or release of connections between ports
    • H04L49/254—Centralised controller, i.e. arbitration or scheduling
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/30—Peripheral units, e.g. input or output ports
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/35—Switches specially adapted for specific applications
    • H04L49/351—Switches specially adapted for specific applications for local area network [LAN], e.g. Ethernet switches
    • H04L49/352—Gigabit ethernet switching [GBPS]

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Small-Scale Networks (AREA)
  • Near-Field Transmission Systems (AREA)
  • Information Transfer Systems (AREA)
  • Radio Transmission System (AREA)

Abstract

A network switch having an Internet port interface controller, includes a high performance interface for communicating with other switches and components through the transfer of data packets contained in memory. The high performance interface includes a data connection bus, where data is transferred on both a rising edge and a falling edge of a clock signal, and the data connection bus has output drivers and a multiplexing circuit connected to the output drivers. The multiplexing circuit is constructed through two levels of glitchless multiplexors, to serialize said data transmitted over said high performance interface. Because two levels of glitchless multiplexors are employed, function hazards that occur in the glitchless multiplexors when more than one input thereto change simultaneously can be masked, and do not create noise that can be propagated to an output driver.
PCT/US2000/030140 1999-11-16 2000-11-16 Serializing data using hazard-free multilevel glitchless multiplexing WO2001037484A2 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
AT00978331T ATE252298T1 (en) 1999-11-16 2000-11-16 METHOD AND NETWORK SWITCH WITH DATA SERIALIZATION THROUGH HAZARD-FREE MULTI-STEP, ERROR-FREE MULTIPLEXATION
EP00978331A EP1232604B1 (en) 1999-11-16 2000-11-16 Method and network switch with data serialization using hazard-free multilevel glitchless multiplexing
AU15803/01A AU1580301A (en) 1999-11-16 2000-11-16 Network switch with high-speed serializing/deserializing hazard-free double datarate switching
DE60005993T DE60005993T2 (en) 1999-11-16 2000-11-16 METHOD AND NETWORK SWITCH WITH DATA SERIALIZATION THROUGH SAFE, MULTI-STAGE, INTERFERENCE-FREE MULTIPLEXING

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US16578799P 1999-11-16 1999-11-16
US60/165,787 1999-11-16
US09/528,434 2000-03-17
US09/528,434 US6850521B1 (en) 1999-03-17 2000-03-17 Network switch

Publications (2)

Publication Number Publication Date
WO2001037484A2 WO2001037484A2 (en) 2001-05-25
WO2001037484A3 true WO2001037484A3 (en) 2002-01-24

Family

ID=26861710

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2000/030140 WO2001037484A2 (en) 1999-11-16 2000-11-16 Serializing data using hazard-free multilevel glitchless multiplexing

Country Status (6)

Country Link
US (1) US7366208B2 (en)
EP (1) EP1232604B1 (en)
AT (1) ATE252298T1 (en)
AU (1) AU1580301A (en)
DE (1) DE60005993T2 (en)
WO (1) WO2001037484A2 (en)

Families Citing this family (62)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7184441B1 (en) * 1999-03-17 2007-02-27 Broadcom Corporation Network switch stacking configuration
US6760772B2 (en) 2000-12-15 2004-07-06 Qualcomm, Inc. Generating and implementing a communication protocol and interface for high data rate signal transfer
TW576061B (en) * 2001-08-13 2004-02-11 Via Tech Inc Device and method for load balancing of packet switching
US8812706B1 (en) 2001-09-06 2014-08-19 Qualcomm Incorporated Method and apparatus for compensating for mismatched delays in signals of a mobile display interface (MDDI) system
EP1471705A4 (en) * 2001-12-30 2010-10-27 Lenovo Beijing Ltd A means and control method for adapting different media of transmission link of network on physical layer.
US7106740B1 (en) * 2002-01-02 2006-09-12 Juniper Networks, Inc. Nexthop to a forwarding table
US7068673B2 (en) * 2002-02-27 2006-06-27 Annadurai Andy P Circuit and method for processing communication packets and valid data bytes
US7274698B2 (en) * 2002-03-15 2007-09-25 Broadcom Corporation Multilevel parser for conditional flow detection in a network device
US7734812B2 (en) * 2002-06-06 2010-06-08 International Business Machines Corporation Method and apparatus for processing outgoing internet protocol packets
US7809021B2 (en) * 2002-07-10 2010-10-05 Solarflare Communications, Inc. Communication system and encoding method having low overhead
US7782898B2 (en) * 2003-02-04 2010-08-24 Cisco Technology, Inc. Wideband cable system
US7930426B1 (en) * 2003-04-01 2011-04-19 Cisco Technology, Inc. Method for tracking transmission status of data to entities such as peers in a network
ATE509459T1 (en) 2003-06-02 2011-05-15 Qualcomm Inc GENERATION AND IMPLEMENTATION OF A SIGNAL PROTOCOL AND INTERFACE FOR HIGHER DATA RATES
KR101178080B1 (en) 2003-08-13 2012-08-30 퀄컴 인코포레이티드 A signal interface for higher data rates
CN101764804A (en) 2003-09-10 2010-06-30 高通股份有限公司 High data rate interface
EP2244437B1 (en) 2003-10-15 2013-09-04 Qualcomm Incorporated High data rate interface
RU2331160C2 (en) 2003-10-29 2008-08-10 Квэлкомм Инкорпорейтед Interface with high speed of data transmission
KR20060108709A (en) 2003-11-12 2006-10-18 콸콤 인코포레이티드 High data rate interface with improved link control
RU2006122542A (en) 2003-11-25 2008-01-10 Квэлкомм Инкорпорейтед (US) HIGH-SPEED DATA TRANSFER INTERFACE WITH IMPROVED COMMUNICATION LINK SYNCHRONIZATION
EP2247070B1 (en) 2003-12-08 2013-09-25 QUALCOMM Incorporated High data rate interface with improved link synchronization
CA2775734C (en) 2004-03-10 2014-01-07 Qualcomm Incorporated High data rate interface apparatus and method
CA2560067C (en) 2004-03-17 2011-08-23 Qualcomm Incorporated High data rate interface apparatus and method
CN1993948A (en) 2004-06-04 2007-07-04 高通股份有限公司 High data rate interface apparatus and method
US8650304B2 (en) 2004-06-04 2014-02-11 Qualcomm Incorporated Determining a pre skew and post skew calibration data rate in a mobile display digital interface (MDDI) communication system
US7492759B2 (en) * 2004-11-23 2009-02-17 Inventec Corporation Internally-integrated type computer network switching unit
US8723705B2 (en) 2004-11-24 2014-05-13 Qualcomm Incorporated Low output skew double data rate serial encoder
US8692838B2 (en) 2004-11-24 2014-04-08 Qualcomm Incorporated Methods and systems for updating a buffer
US8699330B2 (en) 2004-11-24 2014-04-15 Qualcomm Incorporated Systems and methods for digital data transmission rate control
WO2006058052A2 (en) * 2004-11-24 2006-06-01 Qualcomm Incorporated Double data rate serial encoder
US8873584B2 (en) 2004-11-24 2014-10-28 Qualcomm Incorporated Digital data interface device
US8667363B2 (en) 2004-11-24 2014-03-04 Qualcomm Incorporated Systems and methods for implementing cyclic redundancy checks
US8539119B2 (en) 2004-11-24 2013-09-17 Qualcomm Incorporated Methods and apparatus for exchanging messages having a digital data interface device message format
US8228932B2 (en) * 2005-02-18 2012-07-24 Broadcom Corporation Layout architecture for expandable network device
DE502005002402D1 (en) * 2005-02-28 2008-02-14 Siemens Ag Method for reducing data packet loss when updating an address table
US8249064B1 (en) * 2005-06-29 2012-08-21 Marvell International Ltd. Remote switching
US8730069B2 (en) 2005-11-23 2014-05-20 Qualcomm Incorporated Double data rate serial encoder
US8692839B2 (en) 2005-11-23 2014-04-08 Qualcomm Incorporated Methods and systems for updating a buffer
US20070147394A1 (en) * 2005-12-22 2007-06-28 Keith Iain Wilkinson Method and apparatus for processing timers
US7995543B2 (en) * 2006-05-05 2011-08-09 Marvell World Trade Ltd. Network device for implementing multiple access points and multiple client stations
CN100461732C (en) * 2006-06-16 2009-02-11 华为技术有限公司 Ethernet technology switching and forwarding method, system and equipment
WO2008077414A1 (en) * 2006-12-22 2008-07-03 Telefonaktiebolaget L.M. Ericsson (Publ) Preventing spoofing
US8493974B1 (en) 2008-05-28 2013-07-23 L-3 Communications Protocol-independent switch system and method
US8160098B1 (en) * 2009-01-14 2012-04-17 Cisco Technology, Inc. Dynamically allocating channel bandwidth between interfaces
US8861546B2 (en) * 2009-03-06 2014-10-14 Cisco Technology, Inc. Dynamically and fairly allocating RF channel bandwidth in a wideband cable system
US8204070B1 (en) * 2009-08-28 2012-06-19 Extreme Networks, Inc. Backplane device for non-blocking stackable switches
WO2011039569A1 (en) * 2009-09-30 2011-04-07 Freescale Semiconductor, Inc. System and method for filtering received data units
GB2533531A (en) 2013-09-13 2016-06-22 Smg Holdings-Anova Tech Llc Self-healing data transmission system to achieve lower latency
GB2533532A (en) 2013-09-13 2016-06-22 Smg Holdings-Anova Tech Llc High payload data packet transmission system and relay to lower latency
AU2014318629A1 (en) * 2013-09-13 2016-05-05 Smg Holdings-Anova Technologies, Llc Packet sharing data transmission system and relay to lower latency
US9471711B2 (en) * 2013-09-23 2016-10-18 Teradata Us, Inc. Schema-less access to stored data
US10469404B1 (en) 2014-05-12 2019-11-05 Google Llc Network multi-level rate limiter
US9762502B1 (en) * 2014-05-12 2017-09-12 Google Inc. Method and system for validating rate-limiter determination made by untrusted software
US9755978B1 (en) 2014-05-12 2017-09-05 Google Inc. Method and system for enforcing multiple rate limits with limited on-chip buffering
US9639396B2 (en) * 2014-09-16 2017-05-02 Nxp Usa, Inc. Starvation control in a data processing system
CN105939309B (en) * 2015-07-28 2019-08-06 杭州迪普科技股份有限公司 A kind of virtual machine partition method and device
CN105187388B (en) * 2015-08-07 2018-05-11 深圳市科陆电子科技股份有限公司 The method and concentrator of network security isolation are realized using concentrator
US10841222B2 (en) 2016-07-05 2020-11-17 Ologn Technologies Ag Systems, apparatuses and methods for network packet management
US11570098B2 (en) 2016-07-05 2023-01-31 Six Impossible Things Before Breakfast Limited Systems, apparatuses and methods for cooperating routers
US10791091B1 (en) 2018-02-13 2020-09-29 Architecture Technology Corporation High assurance unified network switch
US10880211B2 (en) 2019-05-06 2020-12-29 Seth Gregory Friedman Transaction encoding and verification by way of data-link layer fields
US10868707B1 (en) 2019-09-16 2020-12-15 Liquid-Markets-Holdings, Incorporated Zero-latency message processing with validity checks
WO2021252423A1 (en) 2020-06-08 2021-12-16 Liquid-Markets-Holdings, Incorporated Hardware-based transaction exchange

Family Cites Families (73)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4899334A (en) 1987-10-19 1990-02-06 Oki Electric Industry Co., Ltd. Self-routing multistage switching network for fast packet switching system
EP0439507B1 (en) 1988-10-20 1996-04-24 CHUNG, David Siu Fu Memory structure and method of utilization
US5253248A (en) 1990-07-03 1993-10-12 At&T Bell Laboratories Congestion control for connectionless traffic in data networks via alternate routing
GB9023867D0 (en) 1990-11-02 1990-12-12 Mv Ltd Improvements relating to a fault tolerant storage system
JPH04189023A (en) 1990-11-22 1992-07-07 Victor Co Of Japan Ltd Pulse synchronizing circuit
JPH04214290A (en) 1990-12-12 1992-08-05 Mitsubishi Electric Corp Semiconductor memory device
US5231636A (en) 1991-09-13 1993-07-27 National Semiconductor Corporation Asynchronous glitchless digital MUX
JPH05183828A (en) 1991-12-27 1993-07-23 Sony Corp Electronic equipment
DE69319757T2 (en) 1992-01-10 1999-04-15 Digital Equipment Corp Method for connecting a line card to an address recognition unit
US5341249A (en) * 1992-08-27 1994-08-23 Quantum Corporation Disk drive using PRML class IV sampling data detection with digital adaptive equalization
DE69324204T2 (en) 1992-10-22 1999-12-23 Cabletron Systems Inc Searching for addresses during packet transmission using hashing and a content-addressed memory
US5390173A (en) 1992-10-22 1995-02-14 Digital Equipment Corporation Packet format in hub for packet data communications system
US5696899A (en) 1992-11-18 1997-12-09 Canon Kabushiki Kaisha Method and apparatus for adaptively determining the format of data packets carried on a local area network
US5357146A (en) 1992-12-31 1994-10-18 At&T Bell Laboratories Glitch-free clock multiplexer
US5481215A (en) 1993-07-20 1996-01-02 Advanced Micro Devices, Inc. Coherent multiplexer controller
US5473607A (en) 1993-08-09 1995-12-05 Grand Junction Networks, Inc. Packet filtering for data networks
US5499295A (en) 1993-08-31 1996-03-12 Ericsson Inc. Method and apparatus for feature authorization and software copy protection in RF communications devices
US5802287A (en) 1993-10-20 1998-09-01 Lsi Logic Corporation Single chip universal protocol multi-function ATM network interface
US5887187A (en) 1993-10-20 1999-03-23 Lsi Logic Corporation Single chip network adapter apparatus
US5579301A (en) 1994-02-28 1996-11-26 Micom Communications Corp. System for, and method of, managing voice congestion in a network environment
US5459717A (en) 1994-03-25 1995-10-17 Sprint International Communications Corporation Method and apparatus for routing messagers in an electronic messaging system
US5555398A (en) 1994-04-15 1996-09-10 Intel Corporation Write back cache coherency module for systems with a write through cache supporting bus
FR2725573B1 (en) 1994-10-11 1996-11-15 Thomson Csf METHOD AND DEVICE FOR CONTROLLING CONGESTION OF SPORADIC EXCHANGES OF DATA PACKETS IN A DIGITAL TRANSMISSION NETWORK
EP0719065A1 (en) 1994-12-20 1996-06-26 International Business Machines Corporation Multipurpose packet switching node for a data communication network
US5790539A (en) 1995-01-26 1998-08-04 Chao; Hung-Hsiang Jonathan ASIC chip for implementing a scaleable multicast ATM switch
US5644784A (en) 1995-03-03 1997-07-01 Intel Corporation Linear list based DMA control structure
US5664116A (en) 1995-07-07 1997-09-02 Sun Microsystems, Inc. Buffering of data for transmission in a computer communication system interface
JPH0955667A (en) 1995-08-10 1997-02-25 Mitsubishi Electric Corp Multiplexer and demultiplexer
US5684800A (en) 1995-11-15 1997-11-04 Cabletron Systems, Inc. Method for establishing restricted broadcast groups in a switched network
US5781549A (en) 1996-02-23 1998-07-14 Allied Telesyn International Corp. Method and apparatus for switching data packets in a data network
US5940596A (en) 1996-03-25 1999-08-17 I-Cube, Inc. Clustered address caching system for a network switch
US6107822A (en) 1996-04-09 2000-08-22 Altera Corporation Logic element for a programmable logic integrated circuit
US5828653A (en) 1996-04-26 1998-10-27 Cascade Communications Corp. Quality of service priority subclasses
US5748631A (en) 1996-05-09 1998-05-05 Maker Communications, Inc. Asynchronous transfer mode cell processing system with multiple cell source multiplexing
US5787084A (en) 1996-06-05 1998-07-28 Compaq Computer Corporation Multicast data communications switching system and associated method
US5802052A (en) 1996-06-26 1998-09-01 Level One Communication, Inc. Scalable high performance switch element for a shared memory packet or ATM cell switch fabric
US5898687A (en) 1996-07-24 1999-04-27 Cisco Systems, Inc. Arbitration mechanism for a multicast logic engine of a switching fabric circuit
GB9618132D0 (en) 1996-08-30 1996-10-09 Sgs Thomson Microelectronics Improvements in or relating to an ATM switch
US5845081A (en) 1996-09-03 1998-12-01 Sun Microsystems, Inc. Using objects to discover network information about a remote network having a different network protocol
US5831980A (en) 1996-09-13 1998-11-03 Lsi Logic Corporation Shared memory fabric architecture for very high speed ATM switches
US5842038A (en) 1996-10-10 1998-11-24 Unisys Corporation Optimized input/output memory access request system and method
JP3123447B2 (en) 1996-11-13 2001-01-09 日本電気株式会社 Switch control circuit of ATM exchange
US5793236A (en) 1996-12-13 1998-08-11 Adaptec, Inc. Dual edge D flip flop
EP0849917B1 (en) 1996-12-20 2005-07-20 International Business Machines Corporation Switching system
US6233246B1 (en) 1996-12-30 2001-05-15 Compaq Computer Corporation Network switch with statistics read accesses
DE19703833A1 (en) 1997-02-01 1998-08-06 Philips Patentverwaltung Coupling device
US6452933B1 (en) 1997-02-07 2002-09-17 Lucent Technologies Inc. Fair queuing system with adaptive bandwidth redistribution
US6061351A (en) 1997-02-14 2000-05-09 Advanced Micro Devices, Inc. Multicopy queue structure with searchable cache area
US6175902B1 (en) 1997-12-18 2001-01-16 Advanced Micro Devices, Inc. Method and apparatus for maintaining a time order by physical ordering in a memory
US5892922A (en) 1997-02-28 1999-04-06 3Com Corporation Virtual local area network memory access system
US6011795A (en) 1997-03-20 2000-01-04 Washington University Method and apparatus for fast hierarchical address lookup using controlled expansion of prefixes
US6324679B1 (en) 1997-06-03 2001-11-27 Nec Usa, Inc. Register transfer level power optimization with emphasis on glitch analysis and reduction
US6088356A (en) 1997-06-30 2000-07-11 Sun Microsystems, Inc. System and method for a multi-layer network element
US6014380A (en) 1997-06-30 2000-01-11 Sun Microsystems, Inc. Mechanism for packet field replacement in a multi-layer distributed network element
US5920566A (en) 1997-06-30 1999-07-06 Sun Microsystems, Inc. Routing in a multi-layer distributed network element
US6021132A (en) 1997-06-30 2000-02-01 Sun Microsystems, Inc. Shared memory management in a switched network element
US5909686A (en) 1997-06-30 1999-06-01 Sun Microsystems, Inc. Hardware-assisted central processing unit access to a forwarding database
US6094435A (en) 1997-06-30 2000-07-25 Sun Microsystems, Inc. System and method for a quality of service in a multi-layer network element
US6246680B1 (en) 1997-06-30 2001-06-12 Sun Microsystems, Inc. Highly integrated multi-layer switch element architecture
US6119196A (en) 1997-06-30 2000-09-12 Sun Microsystems, Inc. System having multiple arbitrating levels for arbitrating access to a shared memory by network ports operating at different data rates
US6016310A (en) 1997-06-30 2000-01-18 Sun Microsystems, Inc. Trunking support in a high performance network device
US6115378A (en) 1997-06-30 2000-09-05 Sun Microsystems, Inc. Multi-layer distributed network element
US5918074A (en) 1997-07-25 1999-06-29 Neonet Llc System architecture for and method of dual path data processing and management of packets and/or cells and the like
DE19734028C2 (en) 1997-08-06 1999-06-02 Siemens Ag Circuit for glitch-free switching of digital signals
US6041053A (en) 1997-09-18 2000-03-21 Microsfot Corporation Technique for efficiently classifying packets using a trie-indexed hierarchy forest that accommodates wildcards
JP2959539B2 (en) 1997-10-01 1999-10-06 日本電気株式会社 Buffer control method and device
US6185185B1 (en) 1997-11-21 2001-02-06 International Business Machines Corporation Methods, systems and computer program products for suppressing multiple destination traffic in a computer network
US5982309A (en) 1998-01-09 1999-11-09 Iowa State University Research Foundation, Inc. Parallel-to-serial CMOS data converter with a selectable bit width mode D flip-flop M matrix
US6556583B1 (en) 1998-02-24 2003-04-29 Yokogawa Electric Corporation Communication system and communication control method
US6025744A (en) 1998-04-17 2000-02-15 International Business Machines Corporation Glitch free delay line multiplexing technique
GB2337905B (en) 1998-05-28 2003-02-12 3Com Technologies Ltd Buffer management in network devices
US6081572A (en) 1998-08-27 2000-06-27 Maxim Integrated Products Lock-in aid frequency detector
US6341355B1 (en) * 1999-03-16 2002-01-22 Lsi Logic Corporation Automatic clock switcher

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
LIN B ET AL: "SYNTHESIS OF HAZARD-FREE MULTI-LEVEL LOGIC UNDER MULTIPLE-INPUT CHANGES FROM BINARY DECISION DIAGRAMS", IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN. DIGEST OF TECHNICAL PAPERS (ICCAD). SAN JOSE, NOV. 6 - 10, 1994, LOS ALAMITOS, IEEE COMP. SOC. PRESS, US, 6 November 1994 (1994-11-06), pages 542 - 549, XP000529867, ISBN: 0-8186-6417-7 *
MULLER S: "Architecture for a 10-Gigabit Ethernet Standard", IEEE 802.3 HIGHER SPEED STUDY GROUP JUNE 1999 INTERIM WEEK MEETING, 1 June 1999 (1999-06-01), XP002178292, Retrieved from the Internet <URL:http://www.ieee802.org/3/10G_study/public/june99/muller_1_0699.pdf> [retrieved on 20010920] *

Also Published As

Publication number Publication date
AU1580301A (en) 2001-05-30
DE60005993D1 (en) 2003-11-20
US20050122966A1 (en) 2005-06-09
EP1232604B1 (en) 2003-10-15
WO2001037484A2 (en) 2001-05-25
EP1232604A2 (en) 2002-08-21
ATE252298T1 (en) 2003-11-15
DE60005993T2 (en) 2004-07-29
US7366208B2 (en) 2008-04-29

Similar Documents

Publication Publication Date Title
WO2001037484A3 (en) Serializing data using hazard-free multilevel glitchless multiplexing
WO1999053406A3 (en) High-speed data bus for network switching
WO2002050700A3 (en) Processor architecture
GB2389689A (en) Clock distribution system
TW366453B (en) Signal transmission system for transmitting signals between LSI chips, receiver circuit for use in the signal transmission system, and semiconductor memory device applying the signal transmission system a signal transmission system having the response time of a signal transmission line set at roughly the length of a transmitted symbol or more than that
WO1999023787A3 (en) Bidirectional communication port for digital signal processor
WO2005002032A3 (en) Integrated circuit devices having on-chip adaptive bandwidth buses and related methods
CA2266029A1 (en) Low power serial protocol translator for use in multi-circuit board electronic systems
KR980006296A (en) Integrated circuit chip with adaptive input-output port and its electrical system
WO2004038554A3 (en) System with multiple path fail over, fail back and load balancing
WO2002054212A3 (en) Computer peripheral device that remains operable when central processor operations are suspended
WO2005008508A3 (en) Multi-protocol port
EP1601125A3 (en) Storage system, computer system and interface module
WO2004053544A3 (en) Photonic circuit board
EP1701447A3 (en) Input/output interface and semiconductor integrated circuit having input/output interface
EP1014615A3 (en) Full duplex transmission
WO1999066416A3 (en) Resource control in a computer system
CA2464890A1 (en) Asynchronous sequencer circuit with flexibly ordered output signal edges
WO2002086723A3 (en) Emulator with switching network connections
JP4439124B2 (en) Bus driver with data-dependent drive strength control logic
ATE283596T1 (en) LINE DRIVER WITH LINEAR TRANSITIONS
WO2002009376A1 (en) Data transmission device, data transfer system and method
KR970016894A (en) Data transfer method and data transfer circuit
SE9700279D0 (en) A wireless terminal
WO2005015415A3 (en) Decoder circuit

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
AK Designated states

Kind code of ref document: A3

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

WWE Wipo information: entry into national phase

Ref document number: 2000978331

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 2000978331

Country of ref document: EP

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

WWG Wipo information: grant in national office

Ref document number: 2000978331

Country of ref document: EP