WO2000062182A3 - Parallel data processing apparatus - Google Patents

Parallel data processing apparatus Download PDF

Info

Publication number
WO2000062182A3
WO2000062182A3 PCT/GB2000/001332 GB0001332W WO0062182A3 WO 2000062182 A3 WO2000062182 A3 WO 2000062182A3 GB 0001332 W GB0001332 W GB 0001332W WO 0062182 A3 WO0062182 A3 WO 0062182A3
Authority
WO
WIPO (PCT)
Prior art keywords
processing apparatus
data processing
parallel data
processing
data
Prior art date
Application number
PCT/GB2000/001332
Other languages
French (fr)
Other versions
WO2000062182A2 (en
Inventor
Dave Stuttard
Dave Williams
Eamon O'dea
Gordon Faulds
John Rhodes
Ken Cameron
Phil Atkin
Paul Winser
Russell David
Ray Mcconnell
Tim Day
Trey Greer
Original Assignee
Pixelfusion Ltd
Dave Stuttard
Dave Williams
O Dea Eamon
Gordon Faulds
John Rhodes
Ken Cameron
Phil Atkin
Paul Winser
Russell David
Ray Mcconnell
Tim Day
Trey Greer
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from GB9908228A external-priority patent/GB2348982A/en
Priority claimed from GB9908219A external-priority patent/GB2348979A/en
Priority claimed from GB9908199A external-priority patent/GB2348971B/en
Priority claimed from GB9908226A external-priority patent/GB2348981A/en
Priority claimed from GB9908225A external-priority patent/GB2348980B/en
Priority claimed from GB9908214A external-priority patent/GB2348978A/en
Priority claimed from GB9908203A external-priority patent/GB2348973B/en
Priority claimed from GB9908222A external-priority patent/GB2352306A/en
Priority claimed from GB9908205A external-priority patent/GB2348975A/en
Priority claimed from GB9908201A external-priority patent/GB2348972A/en
Priority claimed from GB9908209A external-priority patent/GB2348976A/en
Priority claimed from GB9908227A external-priority patent/GB2349484A/en
Priority claimed from GB9908230A external-priority patent/GB2348984B/en
Priority claimed from GB9908211A external-priority patent/GB2348977A/en
Priority claimed from GB9908229A external-priority patent/GB2348983A/en
Priority claimed from GB9908204A external-priority patent/GB2348974B/en
Application filed by Pixelfusion Ltd, Dave Stuttard, Dave Williams, O Dea Eamon, Gordon Faulds, John Rhodes, Ken Cameron, Phil Atkin, Paul Winser, Russell David, Ray Mcconnell, Tim Day, Trey Greer filed Critical Pixelfusion Ltd
Priority to EP00917203A priority Critical patent/EP1181648A1/en
Priority to AU38295/00A priority patent/AU3829500A/en
Priority to JP2000611183A priority patent/JP5285828B2/en
Publication of WO2000062182A2 publication Critical patent/WO2000062182A2/en
Publication of WO2000062182A3 publication Critical patent/WO2000062182A3/en
Priority to US09/972,797 priority patent/US7363472B2/en
Priority to US11/615,849 priority patent/US20080040575A1/en
Priority to US11/615,833 priority patent/US20080184017A1/en
Priority to US11/620,014 priority patent/US7526630B2/en
Priority to US11/621,952 priority patent/US7506136B2/en
Priority to US11/621,946 priority patent/US7966475B2/en
Priority to US11/669,868 priority patent/US7925861B2/en
Priority to US11/678,556 priority patent/US20070242074A1/en
Priority to US11/748,367 priority patent/US20080008393A1/en
Priority to US11/750,968 priority patent/US20070294510A1/en
Priority to US11/750,982 priority patent/US20080016318A1/en
Priority to US11/750,951 priority patent/US7627736B2/en
Priority to US11/754,901 priority patent/US8169440B2/en
Priority to US11/759,211 priority patent/US20080007562A1/en
Priority to US11/759,205 priority patent/US8174530B2/en
Priority to US11/765,421 priority patent/US20080162874A1/en
Priority to US11/772,079 priority patent/US7802079B2/en
Priority to US11/772,067 priority patent/US8762691B2/en
Priority to US11/772,037 priority patent/US8171263B2/en
Priority to US11/774,500 priority patent/US20080162875A1/en
Priority to US12/363,690 priority patent/US20090198898A1/en
Priority to US12/404,222 priority patent/US7958332B2/en
Priority to US15/073,573 priority patent/US20160283241A1/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/3001—Arithmetic instructions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
    • G06F15/8015—One dimensional arrays, e.g. rings, linear arrays, buses
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30076—Arrangements for executing specific machine instructions to perform miscellaneous control operations, e.g. NOP
    • G06F9/30087—Synchronisation or serialisation instructions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/30101—Special purpose registers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3838—Dependency mechanisms, e.g. register scoreboarding
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3851—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution from multiple instruction streams, e.g. multistreaming
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline, look ahead using a plurality of independent parallel functional units
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline, look ahead using a plurality of independent parallel functional units
    • G06F9/3887—Concurrent instruction execution, e.g. pipeline, look ahead using a plurality of independent parallel functional units controlled by a single instruction for multiple data lanes [SIMD]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00—General purpose image data processing
    • G06T1/20—Processor architectures; Processor configuration, e.g. pipelining

Abstract

A data processing apparatus comprises a SIMD (single instruction multiple data) array (10) of processing elements. The processing elements are operably divided into a plurality of processing blocks, the processing blocks being operable to process respective groups of data items.
PCT/GB2000/001332 1999-04-09 2000-04-07 Parallel data processing apparatus WO2000062182A2 (en)

Priority Applications (26)

Application Number Priority Date Filing Date Title
EP00917203A EP1181648A1 (en) 1999-04-09 2000-04-07 Parallel data processing apparatus
AU38295/00A AU3829500A (en) 1999-04-09 2000-04-07 Parallel data processing apparatus
JP2000611183A JP5285828B2 (en) 1999-04-09 2000-04-07 Parallel data processor
US09/972,797 US7363472B2 (en) 1999-04-09 2001-10-09 Memory access consolidation for SIMD processing elements having access indicators
US11/615,833 US20080184017A1 (en) 1999-04-09 2006-12-22 Parallel data processing apparatus
US11/615,849 US20080040575A1 (en) 1999-04-09 2006-12-22 Parallel data processing apparatus
US11/620,014 US7526630B2 (en) 1999-04-09 2007-01-04 Parallel data processing apparatus
US11/621,946 US7966475B2 (en) 1999-04-09 2007-01-10 Parallel data processing apparatus
US11/621,952 US7506136B2 (en) 1999-04-09 2007-01-10 Parallel data processing apparatus
US11/669,868 US7925861B2 (en) 1999-04-09 2007-01-31 Plural SIMD arrays processing threads fetched in parallel and prioritized by thread manager sequentially transferring instructions to array controller for distribution
US11/678,556 US20070242074A1 (en) 1999-04-09 2007-02-23 Parallel data processing apparatus
US11/748,367 US20080008393A1 (en) 1999-04-09 2007-05-14 Parallel data processing apparatus
US11/750,968 US20070294510A1 (en) 1999-04-09 2007-05-18 Parallel data processing apparatus
US11/750,982 US20080016318A1 (en) 1999-04-09 2007-05-18 Parallel data processing apparatus
US11/750,951 US7627736B2 (en) 1999-04-09 2007-05-18 Thread manager to control an array of processing elements
US11/754,901 US8169440B2 (en) 1999-04-09 2007-05-29 Parallel data processing apparatus
US11/759,205 US8174530B2 (en) 1999-04-09 2007-06-06 Parallel date processing apparatus
US11/759,211 US20080007562A1 (en) 1999-04-09 2007-06-06 Parallel data processing apparatus
US11/765,421 US20080162874A1 (en) 1999-04-09 2007-06-19 Parallel data processing apparatus
US11/772,079 US7802079B2 (en) 1999-04-09 2007-06-29 Parallel data processing apparatus
US11/772,067 US8762691B2 (en) 1999-04-09 2007-06-29 Memory access consolidation for SIMD processing elements using transaction identifiers
US11/772,037 US8171263B2 (en) 1999-04-09 2007-06-29 Data processing apparatus comprising an array controller for separating an instruction stream processing instructions and data transfer instructions
US11/774,500 US20080162875A1 (en) 1999-04-09 2007-07-06 Parallel Data Processing Apparatus
US12/363,690 US20090198898A1 (en) 1999-04-09 2009-01-30 Parallel data processing apparatus
US12/404,222 US7958332B2 (en) 1999-04-09 2009-03-13 Parallel data processing apparatus
US15/073,573 US20160283241A1 (en) 1999-04-09 2016-03-17 Parallel data processing apparatus

Applications Claiming Priority (32)

Application Number Priority Date Filing Date Title
GB9908227.3 1999-04-09
GB9908226A GB2348981A (en) 1999-04-09 1999-04-09 Parallel data processing system with SIMD array
GB9908219A GB2348979A (en) 1999-04-09 1999-04-09 Parallel data processing system with shared memory
GB9908205A GB2348975A (en) 1999-04-09 1999-04-09 Parallel data processing systems
GB9908211.7 1999-04-09
GB9908204.2 1999-04-09
GB9908201A GB2348972A (en) 1999-04-09 1999-04-09 Array controller for array of processing elements
GB9908201.8 1999-04-09
GB9908226.5 1999-04-09
GB9908209A GB2348976A (en) 1999-04-09 1999-04-09 Single instruction multiple data array
GB9908203.4 1999-04-09
GB9908209.1 1999-04-09
GB9908228.1 1999-04-09
GB9908214.1 1999-04-09
GB9908222.4 1999-04-09
GB9908205.9 1999-04-09
GB9908225.7 1999-04-09
GB9908222A GB2352306A (en) 1999-04-09 1999-04-09 Parallel processing apparatus using a SIMD array
GB9908230.7 1999-04-09
GB9908228A GB2348982A (en) 1999-04-09 1999-04-09 Parallel data processing system
GB9908214A GB2348978A (en) 1999-04-09 1999-04-09 Parallel redundant data processing apparatus
GB9908219.0 1999-04-09
GB9908203A GB2348973B (en) 1999-04-09 1999-04-09 Parallel data processing systems
GB9908229A GB2348983A (en) 1999-04-09 1999-04-09 Parallel data processing system
GB9908204A GB2348974B (en) 1999-04-09 1999-04-09 Parallel data processing systems
GB9908227A GB2349484A (en) 1999-04-09 1999-04-09 Parallel data processing system with SIMD array
GB9908225A GB2348980B (en) 1999-04-09 1999-04-09 Parallel data processing systems
GB9908199.4 1999-04-09
GB9908229.9 1999-04-09
GB9908199A GB2348971B (en) 1999-04-09 1999-04-09 Parallel data processing systems
GB9908211A GB2348977A (en) 1999-04-09 1999-04-09 Parallel data processing systems with a SIMD array
GB9908230A GB2348984B (en) 1999-04-09 1999-04-09 Parallel data processing systems

Related Child Applications (2)

Application Number Title Priority Date Filing Date
US09/972,797 Continuation US7363472B2 (en) 1999-04-09 2001-10-09 Memory access consolidation for SIMD processing elements having access indicators
US10/820,322 Continuation US7299080B2 (en) 1999-04-09 2004-04-07 Compact apparatus for noninvasive measurement of glucose through near-infrared spectroscopy

Publications (2)

Publication Number Publication Date
WO2000062182A2 WO2000062182A2 (en) 2000-10-19
WO2000062182A3 true WO2000062182A3 (en) 2001-04-12

Family

ID=27585628

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/GB2000/001332 WO2000062182A2 (en) 1999-04-09 2000-04-07 Parallel data processing apparatus

Country Status (5)

Country Link
US (3) US7363472B2 (en)
EP (1) EP1181648A1 (en)
JP (3) JP5285828B2 (en)
AU (1) AU3829500A (en)
WO (1) WO2000062182A2 (en)

Families Citing this family (156)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5285828B2 (en) 1999-04-09 2013-09-11 ラムバス・インコーポレーテッド Parallel data processor
US8762691B2 (en) 1999-04-09 2014-06-24 Rambus Inc. Memory access consolidation for SIMD processing elements using transaction identifiers
US8174530B2 (en) * 1999-04-09 2012-05-08 Rambus Inc. Parallel date processing apparatus
US7526630B2 (en) * 1999-04-09 2009-04-28 Clearspeed Technology, Plc Parallel data processing apparatus
US20080008393A1 (en) * 1999-04-09 2008-01-10 Dave Stuttard Parallel data processing apparatus
US20080162874A1 (en) * 1999-04-09 2008-07-03 Dave Stuttard Parallel data processing apparatus
US20080162875A1 (en) * 1999-04-09 2008-07-03 Dave Stuttard Parallel Data Processing Apparatus
US8171263B2 (en) * 1999-04-09 2012-05-01 Rambus Inc. Data processing apparatus comprising an array controller for separating an instruction stream processing instructions and data transfer instructions
US7802079B2 (en) 1999-04-09 2010-09-21 Clearspeed Technology Limited Parallel data processing apparatus
US20070242074A1 (en) * 1999-04-09 2007-10-18 Dave Stuttard Parallel data processing apparatus
US7966475B2 (en) 1999-04-09 2011-06-21 Rambus Inc. Parallel data processing apparatus
US8169440B2 (en) 1999-04-09 2012-05-01 Rambus Inc. Parallel data processing apparatus
GB2370380B (en) 2000-12-19 2003-12-31 Picochip Designs Ltd Processor architecture
US7069422B2 (en) * 2000-12-22 2006-06-27 Modelski Richard P Load-shift carry instruction
US7013302B2 (en) * 2000-12-22 2006-03-14 Nortel Networks Limited Bit field manipulation
US6895520B1 (en) 2001-03-02 2005-05-17 Advanced Micro Devices, Inc. Performance and power optimization via block oriented performance measurement and control
EP1381957A2 (en) 2001-03-02 2004-01-21 Atsana Semiconductor Corp. Data processing apparatus and system and method for controlling memory access
US7185174B2 (en) 2001-03-02 2007-02-27 Mtekvision Co., Ltd. Switch complex selectively coupling input and output of a node in two-dimensional array to four ports and using four switches coupling among ports
US7383421B2 (en) * 2002-12-05 2008-06-03 Brightscale, Inc. Cellular engine for a data processing system
US7000090B2 (en) 2002-01-21 2006-02-14 Analog Devices, Inc. Center focused single instruction multiple data (SIMD) array system
US6941446B2 (en) * 2002-01-21 2005-09-06 Analog Devices, Inc. Single instruction multiple data array cell
US7480909B2 (en) * 2002-02-25 2009-01-20 International Business Machines Corporation Method and apparatus for cooperative distributed task management in a storage subsystem with multiple controllers using cache locking
US6865659B2 (en) * 2002-06-07 2005-03-08 Sun Microsystems, Inc. Using short references to access program elements in a large address space
US6980209B1 (en) * 2002-06-14 2005-12-27 Nvidia Corporation Method and system for scalable, dataflow-based, programmable processing of graphics data
US6825843B2 (en) * 2002-07-18 2004-11-30 Nvidia Corporation Method and apparatus for loop and branch instructions in a programmable graphics pipeline
GB2417586B (en) 2002-07-19 2007-03-28 Picochip Designs Ltd Processor array
JP2004362086A (en) * 2003-06-03 2004-12-24 Matsushita Electric Ind Co Ltd Information processor and machine-language program conversion apparatus
US7421565B1 (en) * 2003-08-18 2008-09-02 Cray Inc. Method and apparatus for indirectly addressed vector load-add -store across multi-processors
US7870553B2 (en) 2003-08-28 2011-01-11 Mips Technologies, Inc. Symmetric multiprocessor operating system for execution on non-independent lightweight thread contexts
US7711931B2 (en) * 2003-08-28 2010-05-04 Mips Technologies, Inc. Synchronized storage providing multiple synchronization semantics
US9032404B2 (en) 2003-08-28 2015-05-12 Mips Technologies, Inc. Preemptive multitasking employing software emulation of directed exceptions in a multithreading processor
US7849297B2 (en) 2003-08-28 2010-12-07 Mips Technologies, Inc. Software emulation of directed exceptions in a multithreading processor
US7836450B2 (en) * 2003-08-28 2010-11-16 Mips Technologies, Inc. Symmetric multiprocessor operating system for execution on non-independent lightweight thread contexts
US7594089B2 (en) * 2003-08-28 2009-09-22 Mips Technologies, Inc. Smart memory based synchronization controller for a multi-threaded multiprocessor SoC
JP4740851B2 (en) * 2003-08-28 2011-08-03 ミップス テクノロジーズ インコーポレイテッド Mechanism for dynamic configuration of virtual processor resources
US7418585B2 (en) * 2003-08-28 2008-08-26 Mips Technologies, Inc. Symmetric multiprocessor operating system for execution on non-independent lightweight thread contexts
US7239322B2 (en) 2003-09-29 2007-07-03 Ati Technologies Inc Multi-thread graphic processing system
US6897871B1 (en) 2003-11-20 2005-05-24 Ati Technologies Inc. Graphics processing architecture employing a unified shader
US8643659B1 (en) 2003-12-31 2014-02-04 3Dlabs Inc., Ltd. Shader with global and instruction caches
GB2411745B (en) * 2004-03-02 2006-08-02 Imagination Tech Ltd Method and apparatus for management of control flow in a simd device
US7577869B2 (en) * 2004-08-11 2009-08-18 Ati Technologies Ulc Apparatus with redundant circuitry and method therefor
US9098932B2 (en) * 2004-08-11 2015-08-04 Ati Technologies Ulc Graphics processing logic with variable arithmetic logic unit control and method therefor
GB2417105B (en) 2004-08-13 2008-04-09 Clearspeed Technology Plc Processor memory system
US7634774B2 (en) * 2004-09-13 2009-12-15 Integrated Device Technology, Inc. System and method of scheduling computing threads
US7827555B2 (en) * 2004-09-13 2010-11-02 Integrated Device Technology, Inc. Scheduler for a multiprocessing computing system
US7644255B2 (en) * 2005-01-13 2010-01-05 Sony Computer Entertainment Inc. Method and apparatus for enable/disable control of SIMD processor slices
US7746349B1 (en) 2005-03-16 2010-06-29 Nvidia Corporation Method and apparatus for display of data
CN1993709B (en) * 2005-05-20 2010-12-15 索尼株式会社 Signal processor
US7451293B2 (en) * 2005-10-21 2008-11-11 Brightscale Inc. Array of Boolean logic controlled processing elements with concurrent I/O processing and instruction sequencing
US7475197B1 (en) * 2005-10-25 2009-01-06 Nvidia Corporation Cross process memory management
US7594095B1 (en) 2005-11-29 2009-09-22 Nvidia Corporation Multithreaded SIMD parallel processor with launching of groups of threads
US7447873B1 (en) 2005-11-29 2008-11-04 Nvidia Corporation Multithreaded SIMD parallel processor with loading of groups of threads
US7788468B1 (en) 2005-12-15 2010-08-31 Nvidia Corporation Synchronization of threads in a cooperative thread array
US7584342B1 (en) 2005-12-15 2009-09-01 Nvidia Corporation Parallel data processing systems and methods using cooperative thread arrays and SIMD instruction issue
US7861060B1 (en) * 2005-12-15 2010-12-28 Nvidia Corporation Parallel data processing systems and methods using cooperative thread arrays and thread identifier values to determine processing behavior
US8077174B2 (en) 2005-12-16 2011-12-13 Nvidia Corporation Hierarchical processor array
US7634637B1 (en) * 2005-12-16 2009-12-15 Nvidia Corporation Execution of parallel groups of threads with per-instruction serialization
US7865894B1 (en) 2005-12-19 2011-01-04 Nvidia Corporation Distributing processing tasks within a processor
US7697007B1 (en) 2005-12-19 2010-04-13 Nvidia Corporation Predicated launching of compute thread arrays
US7526634B1 (en) 2005-12-19 2009-04-28 Nvidia Corporation Counter-based delay of dependent thread group execution
US7631171B2 (en) * 2005-12-19 2009-12-08 Sun Microsystems, Inc. Method and apparatus for supporting vector operations on a multi-threaded microprocessor
US8074224B1 (en) * 2005-12-19 2011-12-06 Nvidia Corporation Managing state information for a multi-threaded processor
US7728841B1 (en) 2005-12-19 2010-06-01 Nvidia Corporation Coherent shader output for multiple targets
EP1971956A2 (en) * 2006-01-10 2008-09-24 Brightscale, Inc. Method and apparatus for scheduling the processing of multimedia data in parallel processing systems
US7647476B2 (en) * 2006-03-14 2010-01-12 Intel Corporation Common analog interface for multiple processor cores
US20080059762A1 (en) * 2006-09-01 2008-03-06 Bogdan Mitu Multi-sequence control for a data parallel system
US20080055307A1 (en) * 2006-09-01 2008-03-06 Lazar Bivolarski Graphics rendering pipeline
WO2008027567A2 (en) * 2006-09-01 2008-03-06 Brightscale, Inc. Integral parallel machine
US9563433B1 (en) 2006-09-01 2017-02-07 Allsearch Semi Llc System and method for class-based execution of an instruction broadcasted to an array of processing elements
US20080059467A1 (en) * 2006-09-05 2008-03-06 Lazar Bivolarski Near full motion search algorithm
US7627723B1 (en) 2006-09-21 2009-12-01 Nvidia Corporation Atomic memory operators in a parallel processor
US8108872B1 (en) 2006-10-23 2012-01-31 Nvidia Corporation Thread-type-based resource allocation in a multithreaded processor
US8087029B1 (en) 2006-10-23 2011-12-27 Nvidia Corporation Thread-type-based load balancing in a multithreaded processor
US7680988B1 (en) 2006-10-30 2010-03-16 Nvidia Corporation Single interconnect providing read and write access to a memory shared by concurrent threads
US8176265B2 (en) 2006-10-30 2012-05-08 Nvidia Corporation Shared single-access memory with management of multiple parallel requests
US8108625B1 (en) 2006-10-30 2012-01-31 Nvidia Corporation Shared memory with parallel access and access conflict resolution mechanism
US8429656B1 (en) 2006-11-02 2013-04-23 Nvidia Corporation Thread count throttling for efficient resource utilization
US8271746B1 (en) 2006-11-03 2012-09-18 Nvidia Corporation Tiering of linear clients
US7663621B1 (en) * 2006-11-03 2010-02-16 Nvidia Corporation Cylindrical wrapping using shader hardware
US9135017B2 (en) * 2007-01-16 2015-09-15 Ati Technologies Ulc Configurable shader ALU units
JP4913685B2 (en) * 2007-07-04 2012-04-11 株式会社リコー SIMD type microprocessor and control method of SIMD type microprocessor
GB2454865B (en) 2007-11-05 2012-06-13 Picochip Designs Ltd Power control
US20090248919A1 (en) * 2008-03-25 2009-10-01 Jerzy Szwagrzyk Method for external fifo acceleration
US8073559B2 (en) * 2008-06-19 2011-12-06 Varian Semiconductor Equipment Associates, Inc. Material transport systems using autonomous controls
US8755515B1 (en) 2008-09-29 2014-06-17 Wai Wu Parallel signal processing system and method
KR101572879B1 (en) * 2009-04-29 2015-12-01 삼성전자주식회사 Dynamic parallel system and method for parallel application program
GB2470037B (en) 2009-05-07 2013-07-10 Picochip Designs Ltd Methods and devices for reducing interference in an uplink
GB2470891B (en) 2009-06-05 2013-11-27 Picochip Designs Ltd A method and device in a communication network
GB2470771B (en) 2009-06-05 2012-07-18 Picochip Designs Ltd A method and device in a communication network
JP5394501B2 (en) 2009-10-02 2014-01-22 シャープ株式会社 Blood vessel condition monitoring method
GB2474071B (en) 2009-10-05 2013-08-07 Picochip Designs Ltd Femtocell base station
DE102009054637A1 (en) * 2009-12-15 2011-06-16 Robert Bosch Gmbh Method for operating a computing unit
US8627042B2 (en) * 2009-12-30 2014-01-07 International Business Machines Corporation Data parallel function call for determining if called routine is data parallel
JP5386634B2 (en) 2010-03-19 2014-01-15 シャープ株式会社 Measurement result processing apparatus, measurement system, measurement result processing method, control program, and recording medium
US8683185B2 (en) 2010-07-26 2014-03-25 International Business Machines Corporation Ceasing parallel processing of first set of loops upon selectable number of monitored terminations and processing second set
GB2482869B (en) 2010-08-16 2013-11-06 Picochip Designs Ltd Femtocell access control
US9552206B2 (en) * 2010-11-18 2017-01-24 Texas Instruments Incorporated Integrated circuit with control node circuitry and processing circuitry
US8688957B2 (en) * 2010-12-21 2014-04-01 Intel Corporation Mechanism for conflict detection using SIMD
GB2489919B (en) 2011-04-05 2018-02-14 Intel Corp Filter
GB2489716B (en) 2011-04-05 2015-06-24 Intel Corp Multimode base system
GB2491098B (en) 2011-05-16 2015-05-20 Intel Corp Accessing a base station
US9183614B2 (en) 2011-09-03 2015-11-10 Mireplica Technology, Llc Processor, system, and method for efficient, high-throughput processing of two-dimensional, interrelated data sets
US9037931B2 (en) 2011-12-21 2015-05-19 Advanced Micro Devices, Inc. Methods and systems for logic device defect tolerant redundancy
EP2608558A1 (en) * 2011-12-22 2013-06-26 Thomson Licensing System and method for adaptive streaming in a multipath environment
WO2013100783A1 (en) 2011-12-29 2013-07-04 Intel Corporation Method and system for control signalling in a data path module
US9411592B2 (en) 2012-12-29 2016-08-09 Intel Corporation Vector address conflict resolution with vector population count functionality
US9411584B2 (en) 2012-12-29 2016-08-09 Intel Corporation Methods, apparatus, instructions, and logic to provide vector address conflict detection functionality
KR102102166B1 (en) 2013-04-22 2020-04-21 삼성전자 주식회사 Apparatus and method for managing divergent thread based on simd architecture
US9367372B2 (en) 2013-06-18 2016-06-14 Advanced Micro Devices, Inc. Software only intra-compute unit redundant multithreading for GPUs
US9218291B2 (en) * 2013-07-25 2015-12-22 International Business Machines Corporation Implementing selective cache injection
US11768689B2 (en) 2013-08-08 2023-09-26 Movidius Limited Apparatus, systems, and methods for low power computational imaging
US9934043B2 (en) 2013-08-08 2018-04-03 Linear Algebra Technologies Limited Apparatus, systems, and methods for providing computational imaging pipeline
US10331583B2 (en) 2013-09-26 2019-06-25 Intel Corporation Executing distributed memory operations using processing elements connected by distributed channels
JP2016066218A (en) * 2014-09-24 2016-04-28 株式会社ソシオネクスト Processor, semiconductor integrated circuit, and processing method of vector instruction
KR102497849B1 (en) 2016-05-09 2023-02-07 삼성전자주식회사 Method and apparatus for predicting analyte concentration
US10699362B2 (en) * 2016-06-23 2020-06-30 Intel Corporation Divergent control flow for fused EUs
US20180005059A1 (en) * 2016-07-01 2018-01-04 Google Inc. Statistics Operations On Two Dimensional Image Processor
US10616316B2 (en) 2016-09-15 2020-04-07 International Business Machines Corporation Processing element host management in a stream computing environment
US10162680B2 (en) * 2016-12-13 2018-12-25 GM Global Technology Operations LLC Control of data exchange between a primary core and a secondary core using a freeze process flag and a data frozen flag in real-time
US10572376B2 (en) 2016-12-30 2020-02-25 Intel Corporation Memory ordering in acceleration hardware
US10416999B2 (en) 2016-12-30 2019-09-17 Intel Corporation Processors, methods, and systems with a configurable spatial accelerator
US10474375B2 (en) 2016-12-30 2019-11-12 Intel Corporation Runtime address disambiguation in acceleration hardware
US10558575B2 (en) 2016-12-30 2020-02-11 Intel Corporation Processors, methods, and systems with a configurable spatial accelerator
JP2018165913A (en) * 2017-03-28 2018-10-25 富士通株式会社 Arithmetic processing apparatus, information processing apparatus, and control method for arithmetic processing apparatus
US10467183B2 (en) 2017-07-01 2019-11-05 Intel Corporation Processors and methods for pipelined runtime services in a spatial array
US10515049B1 (en) 2017-07-01 2019-12-24 Intel Corporation Memory circuits and methods for distributed memory hazard detection and error recovery
US10445234B2 (en) 2017-07-01 2019-10-15 Intel Corporation Processors, methods, and systems for a configurable spatial accelerator with transactional and replay features
US10445451B2 (en) 2017-07-01 2019-10-15 Intel Corporation Processors, methods, and systems for a configurable spatial accelerator with performance, correctness, and power reduction features
US10515046B2 (en) 2017-07-01 2019-12-24 Intel Corporation Processors, methods, and systems with a configurable spatial accelerator
US10387319B2 (en) 2017-07-01 2019-08-20 Intel Corporation Processors, methods, and systems for a configurable spatial accelerator with memory system performance, power reduction, and atomics support features
US10469397B2 (en) 2017-07-01 2019-11-05 Intel Corporation Processors and methods with configurable network-based dataflow operator circuits
US11086816B2 (en) 2017-09-28 2021-08-10 Intel Corporation Processors, methods, and systems for debugging a configurable spatial accelerator
US10496574B2 (en) 2017-09-28 2019-12-03 Intel Corporation Processors, methods, and systems for a memory fence in a configurable spatial accelerator
US10445098B2 (en) 2017-09-30 2019-10-15 Intel Corporation Processors and methods for privileged configuration in a spatial array
US10445250B2 (en) 2017-12-30 2019-10-15 Intel Corporation Apparatus, methods, and systems with a configurable spatial accelerator
US10565134B2 (en) 2017-12-30 2020-02-18 Intel Corporation Apparatus, methods, and systems for multicast in a configurable spatial accelerator
US10417175B2 (en) 2017-12-30 2019-09-17 Intel Corporation Apparatus, methods, and systems for memory consistency in a configurable spatial accelerator
US20190303297A1 (en) * 2018-04-02 2019-10-03 Intel Corporation Apparatus, methods, and systems for remote memory access in a configurable spatial accelerator
US11307873B2 (en) * 2018-04-03 2022-04-19 Intel Corporation Apparatus, methods, and systems for unstructured data flow in a configurable spatial accelerator with predicate propagation and merging
US10564980B2 (en) 2018-04-03 2020-02-18 Intel Corporation Apparatus, methods, and systems for conditional queues in a configurable spatial accelerator
US11200186B2 (en) 2018-06-30 2021-12-14 Intel Corporation Apparatuses, methods, and systems for operations in a configurable spatial accelerator
US10853073B2 (en) 2018-06-30 2020-12-01 Intel Corporation Apparatuses, methods, and systems for conditional operations in a configurable spatial accelerator
US10459866B1 (en) 2018-06-30 2019-10-29 Intel Corporation Apparatuses, methods, and systems for integrated control and data processing in a configurable spatial accelerator
US10891240B2 (en) 2018-06-30 2021-01-12 Intel Corporation Apparatus, methods, and systems for low latency communication in a configurable spatial accelerator
DE102018115902A1 (en) 2018-07-01 2020-01-02 Oliver Bartels SIMD processor with CAM for operand selection after pattern recognition
GB2578320B (en) * 2018-10-23 2023-07-05 Advanced Risc Mach Ltd Graphics processing
US10678724B1 (en) 2018-12-29 2020-06-09 Intel Corporation Apparatuses, methods, and systems for in-network storage in a configurable spatial accelerator
US10965536B2 (en) 2019-03-30 2021-03-30 Intel Corporation Methods and apparatus to insert buffers in a dataflow graph
US10817291B2 (en) 2019-03-30 2020-10-27 Intel Corporation Apparatuses, methods, and systems for swizzle operations in a configurable spatial accelerator
US11029927B2 (en) 2019-03-30 2021-06-08 Intel Corporation Methods and apparatus to detect and annotate backedges in a dataflow graph
US10915471B2 (en) 2019-03-30 2021-02-09 Intel Corporation Apparatuses, methods, and systems for memory interface circuit allocation in a configurable spatial accelerator
US11037050B2 (en) 2019-06-29 2021-06-15 Intel Corporation Apparatuses, methods, and systems for memory interface circuit arbitration in a configurable spatial accelerator
US11074213B2 (en) * 2019-06-29 2021-07-27 Intel Corporation Apparatuses, methods, and systems for vector processor architecture having an array of identical circuit blocks
US11907713B2 (en) 2019-12-28 2024-02-20 Intel Corporation Apparatuses, methods, and systems for fused operations using sign modification in a processing element of a configurable spatial accelerator
US11500811B2 (en) * 2020-06-12 2022-11-15 Alibaba Group Holding Limited Apparatuses and methods for map reduce
WO2022081784A1 (en) * 2020-10-15 2022-04-21 Ascenium, Inc. Parallel processing architecture with background loads

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4885715A (en) * 1986-03-05 1989-12-05 The Secretary Of State For Defence In Her Britannic Majesty's Government Of The United Kingdom Of Great Britain And Northern Ireland Digital processor for convolution and correlation
US5129077A (en) * 1983-05-31 1992-07-07 Thinking Machines Corporation System for partitioning a massively parallel computer
US5151969A (en) * 1989-03-29 1992-09-29 Siemens Corporate Research Inc. Self-repairing trellis networks
EP0570950A2 (en) * 1992-05-22 1993-11-24 International Business Machines Corporation Advanced parallel array processor (APAP)
US5652833A (en) * 1994-03-15 1997-07-29 Hitachi, Ltd. Method and apparatus for performing change-over control to processor groups by using rate of failed processors in a parallel computer

Family Cites Families (114)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3537074A (en) * 1967-12-20 1970-10-27 Burroughs Corp Parallel operating array computer
FR2253423A5 (en) * 1973-11-30 1975-06-27 Honeywell Bull Soc Ind
FR2253420A5 (en) * 1973-11-30 1975-06-27 Honeywell Bull Soc Ind
FR2253418A5 (en) * 1973-11-30 1975-06-27 Honeywell Bull Soc Ind
US4229790A (en) * 1978-10-16 1980-10-21 Denelcor, Inc. Concurrent task and instruction processor and method
US4314349A (en) 1979-12-31 1982-02-02 Goodyear Aerospace Corporation Processing element for parallel array processors
US4435758A (en) * 1980-03-10 1984-03-06 International Business Machines Corporation Method for conditional branch execution in SIMD vector processors
GB2074351B (en) 1980-03-28 1984-01-04 Int Computers Ltd Data processing system
FI66995C (en) 1980-06-12 1984-12-10 Elevator Gmbh OVER ANGLE CONNECTION FOR ATTACHMENT DATA MELLANPROCESSORER I ETT FLERPROCESSORSYSTEM
US4590465A (en) 1982-02-18 1986-05-20 Henry Fuchs Graphics display system using logic-enhanced pixel memory cells
US4484273A (en) * 1982-09-03 1984-11-20 Sequoia Systems, Inc. Modular computer system
US4602328A (en) * 1982-12-17 1986-07-22 L'etat Francais Represente Par Le Ministre Des P.T.T. (Centre National D'etudes Des Telecommunications) Management system for the memory of a processor or microprocessor
JPS59136859A (en) * 1983-01-27 1984-08-06 Nec Corp Buffer controller
US5247689A (en) * 1985-02-25 1993-09-21 Ewert Alfred P Parallel digital processor including lateral transfer buses with interrupt switches to form bus interconnection segments
US5113523A (en) 1985-05-06 1992-05-12 Ncube Corporation High performance computer system
US4972314A (en) 1985-05-20 1990-11-20 Hughes Aircraft Company Data flow signal processor method and apparatus
US4754398A (en) * 1985-06-28 1988-06-28 Cray Research, Inc. System for multiprocessor communication using local and common semaphore and information registers
US4739476A (en) 1985-08-01 1988-04-19 General Electric Company Local interconnection scheme for parallel processing architectures
US4907148A (en) * 1985-11-13 1990-03-06 Alcatel U.S.A. Corp. Cellular array processor with individual cell-level data-dependent cell control and multiport input memory
US4835729A (en) * 1985-12-12 1989-05-30 Alcatel Usa, Corp. Single instruction multiple data (SIMD) cellular array processing apparatus with on-board RAM and address generator apparatus
JPS62274454A (en) * 1986-05-23 1987-11-28 Hitachi Ltd Parallel processing computer
JPS6353678A (en) * 1986-08-22 1988-03-07 Hitachi Ltd Vector processor
US5230079A (en) * 1986-09-18 1993-07-20 Digital Equipment Corporation Massively parallel array processing system with processors selectively accessing memory module locations using address in microword or in address register
US4985832A (en) * 1986-09-18 1991-01-15 Digital Equipment Corporation SIMD array processing system with routing networks having plurality of switching stages to transfer messages among processors
US5175865A (en) * 1986-10-28 1992-12-29 Thinking Machines Corporation Partitioning the processors of a massively parallel single array processor into sub-arrays selectively controlled by host computers
US5165023A (en) * 1986-12-17 1992-11-17 Massachusetts Institute Of Technology Parallel processing system with processor array and network communications system for transmitting messages of variable length
US5127104A (en) * 1986-12-29 1992-06-30 Dataflow Computer Corporation Method and product involving translation and execution of programs by automatic partitioning and data structure allocation
US5081575A (en) 1987-11-06 1992-01-14 Oryx Corporation Highly parallel computer architecture employing crossbar switch with selectable pipeline delay
FR2622989B1 (en) * 1987-11-06 1992-11-27 Thomson Csf RECONFIGURABLE MULTIPROCESSOR MACHINE FOR SIGNAL PROCESSING
CA1309198C (en) 1987-12-10 1992-10-20 Carlo J. Evangelisti Parallel rendering of smoothly shaded color triangles with anti-aliased edges for a three dimensional color display
US4939638A (en) * 1988-02-23 1990-07-03 Stellar Computer Inc. Time sliced vector processing
US5159686A (en) * 1988-02-29 1992-10-27 Convex Computer Corporation Multi-processor computer system having process-independent communication register addressing
GB2216306A (en) 1988-02-29 1989-10-04 Ardent Computer Corp Load and synchronize computer architecture and process
US5038282A (en) * 1988-05-11 1991-08-06 Massachusetts Institute Of Technology Synchronous processor with simultaneous instruction processing and data transfer
US4970724A (en) 1988-12-22 1990-11-13 Hughes Aircraft Company Redundancy and testing techniques for IC wafers
JPH03132861A (en) * 1989-10-19 1991-06-06 Agency Of Ind Science & Technol Reconstruction control system for multiprocessor system
EP0424618A3 (en) 1989-10-24 1992-11-19 International Business Machines Corporation Input/output system
JP2835103B2 (en) 1989-11-01 1998-12-14 富士通株式会社 Instruction designation method and instruction execution method
GB8925721D0 (en) 1989-11-14 1990-01-04 Amt Holdings Processor array system
US5522083A (en) 1989-11-17 1996-05-28 Texas Instruments Incorporated Reconfigurable multi-processor operating in SIMD mode with one processor fetching instructions for use by remaining processors
US5239654A (en) 1989-11-17 1993-08-24 Texas Instruments Incorporated Dual mode SIMD/MIMD processor providing reuse of MIMD instruction memories as data memories when operating in SIMD mode
US5212777A (en) 1989-11-17 1993-05-18 Texas Instruments Incorporated Multi-processor reconfigurable in single instruction multiple data (SIMD) and multiple instruction multiple data (MIMD) modes and method of operation
US6070003A (en) 1989-11-17 2000-05-30 Texas Instruments Incorporated System and method of memory access in apparatus having plural processors and plural memories
US5339447A (en) 1989-11-17 1994-08-16 Texas Instruments Incorporated Ones counting circuit, utilizing a matrix of interconnected half-adders, for counting the number of ones in a binary string of image data
JP3102495B2 (en) * 1989-12-28 2000-10-23 株式会社日立製作所 Virtual memory management method
US5185872A (en) 1990-02-28 1993-02-09 Intel Corporation System for executing different cycle instructions by selectively bypassing scoreboard register and canceling the execution of conditionally issued instruction if needed resources are busy
US5276886A (en) * 1990-10-11 1994-01-04 Chips And Technologies, Inc. Hardware semaphores in a multi-processor environment
US5765011A (en) * 1990-11-13 1998-06-09 International Business Machines Corporation Parallel processing system having a synchronous SIMD processing with processing elements emulating SIMD operation using individual instruction streams
US5828894A (en) 1990-11-13 1998-10-27 International Business Machines Corporation Array processor having grouping of SIMD pickets
US5734921A (en) 1990-11-13 1998-03-31 International Business Machines Corporation Advanced parallel array processor computer package
US5815723A (en) * 1990-11-13 1998-09-29 International Business Machines Corporation Picket autonomy on a SIMD machine
US5625836A (en) 1990-11-13 1997-04-29 International Business Machines Corporation SIMD/MIMD processing memory element (PME)
US5175858A (en) * 1991-03-04 1992-12-29 Adaptive Solutions, Inc. Mechanism providing concurrent computational/communications in SIMD architecture
JP2743608B2 (en) * 1991-03-27 1998-04-22 日本電気株式会社 Shared register control method
US5522080A (en) * 1991-10-24 1996-05-28 Intel Corporation Centralized control SIMD processor having different priority levels set for each data transfer request type and successively repeating the servicing of data transfer request in a predetermined order
CA2073516A1 (en) * 1991-11-27 1993-05-28 Peter Michael Kogge Dynamic multi-mode parallel processor array architecture computer system
JP2642039B2 (en) 1992-05-22 1997-08-20 インターナショナル・ビジネス・マシーンズ・コーポレイション Array processor
JPH0668053A (en) * 1992-08-20 1994-03-11 Toshiba Corp Parallel computer
JPH06131309A (en) * 1992-10-21 1994-05-13 Sanyo Electric Co Ltd Parallel computer system
US5388206A (en) * 1992-11-13 1995-02-07 The University Of North Carolina Architecture and apparatus for image generation
JP2878538B2 (en) * 1992-12-03 1999-04-05 富士通株式会社 Data processing device and data processing method
GB2273377A (en) 1992-12-11 1994-06-15 Hughes Aircraft Co Multiple masks for array processors
US5437045A (en) * 1992-12-18 1995-07-25 Xerox Corporation Parallel processing with subsampling/spreading circuitry and data transfer circuitry to and from any processing unit
US5457779A (en) 1993-01-15 1995-10-10 Silicon Graphics, Inc. System for accessing graphic data in a SIMD processing environment
US5825921A (en) 1993-03-19 1998-10-20 Intel Corporation Memory transfer apparatus and method useful within a pattern recognition system
US5717947A (en) * 1993-03-31 1998-02-10 Motorola, Inc. Data processing system and method thereof
JP3199205B2 (en) * 1993-11-19 2001-08-13 株式会社日立製作所 Parallel processing unit
US5745778A (en) 1994-01-26 1998-04-28 Data General Corporation Apparatus and method for improved CPU affinity in a multiprocessor system
US5606683A (en) * 1994-01-28 1997-02-25 Quantum Effect Design, Inc. Structure and method for virtual-to-physical address translation in a translation lookaside buffer
CN1107597A (en) 1994-02-24 1995-08-30 吴乾弥 Pipeline type and palpitation type single-instruction multi-data-flow array processing structure and method
US5652872A (en) * 1994-03-08 1997-07-29 Exponential Technology, Inc. Translator having segment bounds encoding for storage in a TLB
US5487022A (en) 1994-03-08 1996-01-23 Texas Instruments Incorporated Normalization method for floating point numbers
US5673407A (en) 1994-03-08 1997-09-30 Texas Instruments Incorporated Data processor having capability to perform both floating point operations and memory access in response to a single instruction
WO1995028686A1 (en) 1994-04-15 1995-10-26 David Sarnoff Research Center, Inc. Parallel processing computer containing a multiple instruction stream processing architecture
JP3308770B2 (en) 1994-07-22 2002-07-29 三菱電機株式会社 Information processing apparatus and calculation method in information processing apparatus
US5590356A (en) * 1994-08-23 1996-12-31 Massachusetts Institute Of Technology Mesh parallel computer architecture apparatus and associated methods
US5649135A (en) * 1995-01-17 1997-07-15 International Business Machines Corporation Parallel processing system and method using surrogate instructions
US5630160A (en) 1995-03-08 1997-05-13 Texas Instruments Incorporated Floating point exponent compare using repeated two bit compare cell
US5752031A (en) * 1995-04-24 1998-05-12 Microsoft Corporation Queue object for controlling concurrency in a computer system
US6112019A (en) 1995-06-12 2000-08-29 Georgia Tech Research Corp. Distributed instruction queue
JPH0926888A (en) * 1995-07-13 1997-01-28 Hitachi Ltd Exclusive controller
US6108460A (en) * 1996-01-02 2000-08-22 Pixelfusion Limited Load balanced image generation
US5808690A (en) * 1996-01-02 1998-09-15 Integrated Device Technology, Inc. Image generation system, methods and computer program products using distributed processing
US5892517A (en) * 1996-01-02 1999-04-06 Integrated Device Technology, Inc. Shared access texturing of computer graphic images
US5831625A (en) * 1996-01-02 1998-11-03 Integrated Device Technology, Inc. Wavelet texturing
US5850489A (en) * 1996-01-02 1998-12-15 Integrated Device Technology, Inc. Linear expression evaluator
US5835925A (en) 1996-03-13 1998-11-10 Cray Research, Inc. Using external registers to extend memory reference capabilities of a microprocessor
JPH09288652A (en) * 1996-04-23 1997-11-04 Nec Corp Redundancy switching device for parallel processor
US6104842A (en) * 1996-06-10 2000-08-15 Integrated Device Technology, Inc. Geometry processing of digital video models and images
EP1408416A2 (en) * 1996-07-02 2004-04-14 Sun Microsystems, Inc. Extended symmetrical multiprocessor architecture
US6058465A (en) * 1996-08-19 2000-05-02 Nguyen; Le Trong Single-instruction-multiple-data processing in a multimedia signal processor
US6154225A (en) 1996-10-11 2000-11-28 Silicon Motion, Inc. Virtual refresh™ architecture for a video-graphics controller
US6016395A (en) 1996-10-18 2000-01-18 Samsung Electronics Co., Ltd. Programming a vector processor and parallel programming of an asymmetric dual multiprocessor comprised of a vector processor and a risc processor
JP3645671B2 (en) * 1996-10-29 2005-05-11 富士通株式会社 Processor device having instruction buffer
US6697063B1 (en) 1997-01-03 2004-02-24 Nvidia U.S. Investment Company Rendering pipeline
US5949426A (en) * 1997-01-28 1999-09-07 Integrated Device Technology, Inc. Non-linear texture map blending
US5796385A (en) * 1997-01-28 1998-08-18 Integrated Device Technology, Inc. Luminance controlled color resolution reduction
US6055619A (en) 1997-02-07 2000-04-25 Cirrus Logic, Inc. Circuits, system, and methods for processing multiple data streams
US6131151A (en) 1997-11-12 2000-10-10 Lsi Logic Corporation Processing high-speed digital datastreams with reduced memory
US6055579A (en) 1997-11-17 2000-04-25 Silicon Graphics, Inc. Distributed control and synchronization of multiple data processors using flexible command queues
US6173389B1 (en) 1997-12-04 2001-01-09 Billions Of Operations Per Second, Inc. Methods and apparatus for dynamic very long instruction word sub-instruction selection for execution time parallelism in an indirect very long instruction word processor
US6259460B1 (en) 1998-03-26 2001-07-10 Silicon Graphics, Inc. Method for efficient handling of texture cache misses by recirculation
US6173388B1 (en) 1998-04-09 2001-01-09 Teranex Inc. Directly accessing local memories of array processors for improved real-time corner turning processing
US6266759B1 (en) * 1998-12-14 2001-07-24 Cray, Inc. Register scoreboarding to support overlapped execution of vector memory reference instructions in a vector processor
US6304955B1 (en) 1998-12-30 2001-10-16 Intel Corporation Method and apparatus for performing latency based hazard detection
US6308252B1 (en) * 1999-02-04 2001-10-23 Kabushiki Kaisha Toshiba Processor method and apparatus for performing single operand operation and multiple parallel operand operation
JP5285828B2 (en) 1999-04-09 2013-09-11 ラムバス・インコーポレーテッド Parallel data processor
US8762691B2 (en) 1999-04-09 2014-06-24 Rambus Inc. Memory access consolidation for SIMD processing elements using transaction identifiers
US20080008393A1 (en) 1999-04-09 2008-01-10 Dave Stuttard Parallel data processing apparatus
US7506136B2 (en) 1999-04-09 2009-03-17 Clearspeed Technology Plc Parallel data processing apparatus
US8171263B2 (en) 1999-04-09 2012-05-01 Rambus Inc. Data processing apparatus comprising an array controller for separating an instruction stream processing instructions and data transfer instructions
CN1993709B (en) * 2005-05-20 2010-12-15 索尼株式会社 Signal processor
US7447873B1 (en) * 2005-11-29 2008-11-04 Nvidia Corporation Multithreaded SIMD parallel processor with loading of groups of threads
US20080059762A1 (en) * 2006-09-01 2008-03-06 Bogdan Mitu Multi-sequence control for a data parallel system

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5129077A (en) * 1983-05-31 1992-07-07 Thinking Machines Corporation System for partitioning a massively parallel computer
US4885715A (en) * 1986-03-05 1989-12-05 The Secretary Of State For Defence In Her Britannic Majesty's Government Of The United Kingdom Of Great Britain And Northern Ireland Digital processor for convolution and correlation
US5151969A (en) * 1989-03-29 1992-09-29 Siemens Corporate Research Inc. Self-repairing trellis networks
EP0570950A2 (en) * 1992-05-22 1993-11-24 International Business Machines Corporation Advanced parallel array processor (APAP)
US5652833A (en) * 1994-03-15 1997-07-29 Hitachi, Ltd. Method and apparatus for performing change-over control to processor groups by using rate of failed processors in a parallel computer

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
RENNELS D A: "ON IMPLEMENTING FAULT-TOLERANCE IN BINARY HYPERCUBES", INTERNATIONAL SYMPOSIUM ON FAULT TOLERANT COMPUTING SYSTEMS. (FTCS). SYSTEMS,US,NEW YORK, IEEE, vol. SYMP. 16, 1 July 1986 (1986-07-01), pages 344 - 349, XP000757413 *
SHIGEI N ET AL: "ON EFFICIENT SPARE ARRANGEMENTS AND AN ALGORITHM WITH RELOCATING SPARES FOR RECONFIGURING PROCESSOR ARRAYS", IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS, COMMUNICATIONS AND COMPUTER SCIENCES,JP,INSTITUTE OF ELECTRONICS INFORMATION AND COMM. ENG. TOKYO, vol. E80-A, no. 6, 1 June 1997 (1997-06-01), pages 988 - 995, XP000740592, ISSN: 0916-8508 *

Also Published As

Publication number Publication date
JP2002541586A (en) 2002-12-03
EP1181648A1 (en) 2002-02-27
JP5285828B2 (en) 2013-09-11
US20080040575A1 (en) 2008-02-14
US20070226458A1 (en) 2007-09-27
JP2011023036A (en) 2011-02-03
WO2000062182A2 (en) 2000-10-19
US20020174318A1 (en) 2002-11-21
US7925861B2 (en) 2011-04-12
US7363472B2 (en) 2008-04-22
JP2011023037A (en) 2011-02-03
AU3829500A (en) 2000-11-14

Similar Documents

Publication Publication Date Title
WO2000062182A3 (en) Parallel data processing apparatus
EP0605401A3 (en) Parallel computer system using a simd method.
WO2004021168A3 (en) Apparatus for calculating and encryption
CA2440659A1 (en) Methods and apparatus for selectively processing eggs having identified characteristics
WO1997042571A3 (en) Adaptive process modelling and control of rule-based agents
CA2293222A1 (en) System for facilitating drug discovery data and method thereof
FR2663722B1 (en) HIGH YIELD PURGE PROCESS AND SYSTEM.
AU5104196A (en) Modified starch from plants, plants synthesizing the same, as well as process for their production
EP0902375A3 (en) Apparatus for fast Fourier transform
EP0675450A3 (en) Array processor for intensive numeric computation
WO2004031399A3 (en) Parallel loading of arrays
EP0208457A3 (en) A processor array
HUP9900510A3 (en) Plants which synthesise a modified starch, process for the production thereof and modified starch
CA2144837A1 (en) Switching Equipment
IL155058A (en) Apparatus, method and product for data processing using multiple instruction sets
EP0652514A3 (en) Data processing apparatus handling plural divided interruption.
AU6128486A (en) Selective operation of processing elements in a single instruction, multiple data stream, (simd) computer system
EP1250981A3 (en) Drill-polishing system and dust-removing apparatus
IT8534849V0 (en) FLEXIBLE ELEMENT TRANSMISSION GROUP FOR SWIVELING OF REVOLVING BODIES IN GENERAL
GB8927692D0 (en) Conveyor
EP0917783A4 (en) Addressable, high speed counter array
CA2082269A1 (en) Hydrocyclone plant
EP0378816A3 (en) Production line method and apparatus for instruction execution
EP0997758A3 (en) Optical fibre storage apparatus
CA2123922A1 (en) Method and Apparatus for Developing Photosensitive Material

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
AK Designated states

Kind code of ref document: A3

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): GH GM KE LS MW SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

ENP Entry into the national phase

Ref country code: JP

Ref document number: 2000 611183

Kind code of ref document: A

Format of ref document f/p: F

WWE Wipo information: entry into national phase

Ref document number: 09972797

Country of ref document: US

WWE Wipo information: entry into national phase

Ref document number: 2000917203

Country of ref document: EP

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

WWP Wipo information: published in national office

Ref document number: 2000917203

Country of ref document: EP

WWW Wipo information: withdrawn in national office

Ref document number: 2000917203

Country of ref document: EP