WO2000007236A3 - Method and apparatus for forming improved metal interconnects - Google Patents
Method and apparatus for forming improved metal interconnects Download PDFInfo
- Publication number
- WO2000007236A3 WO2000007236A3 PCT/US1999/016887 US9916887W WO0007236A3 WO 2000007236 A3 WO2000007236 A3 WO 2000007236A3 US 9916887 W US9916887 W US 9916887W WO 0007236 A3 WO0007236 A3 WO 0007236A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- sputter
- etching
- barrier layer
- forming
- interlayer dielectric
- Prior art date
Links
- 239000002184 metal Substances 0.000 title abstract 4
- 229910052751 metal Inorganic materials 0.000 title abstract 4
- 238000000034 method Methods 0.000 title abstract 2
- 239000010410 layer Substances 0.000 abstract 8
- 230000004888 barrier function Effects 0.000 abstract 5
- 238000000992 sputter etching Methods 0.000 abstract 5
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 abstract 4
- 239000011229 interlayer Substances 0.000 abstract 4
- QPLDLSVMHZLSFG-UHFFFAOYSA-N Copper oxide Chemical compound [Cu]=O QPLDLSVMHZLSFG-UHFFFAOYSA-N 0.000 abstract 1
- 239000005751 Copper oxide Substances 0.000 abstract 1
- 229910052802 copper Inorganic materials 0.000 abstract 1
- 239000010949 copper Substances 0.000 abstract 1
- 229910000431 copper oxide Inorganic materials 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
- H01L21/76844—Bottomless liners
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76805—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics the opening being a via or contact hole penetrating the underlying conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76814—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics post-treatment or after-treatment, e.g. cleaning or removal of oxides on underlying conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H01L21/76831—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers in via holes or trenches, e.g. non-conductive sidewall liners
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H01L21/76834—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers formation of thin insulating films on the sidewalls or on top of conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5226—Via connections in a multilevel interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53228—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
- H01L23/53238—Additional layers associated with copper layers, e.g. adhesion, barrier, cladding layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Abstract
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP99937492A EP1099250A2 (en) | 1998-07-31 | 1999-07-26 | Method and apparatus for forming improved metal interconnects |
JP2000562948A JP2002521842A (en) | 1998-07-31 | 1999-07-26 | Method and apparatus for improved metal wiring |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/126,890 US6287977B1 (en) | 1998-07-31 | 1998-07-31 | Method and apparatus for forming improved metal interconnects |
US09/126,890 | 1998-07-31 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2000007236A2 WO2000007236A2 (en) | 2000-02-10 |
WO2000007236A3 true WO2000007236A3 (en) | 2000-06-22 |
Family
ID=22427225
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US1999/016887 WO2000007236A2 (en) | 1998-07-31 | 1999-07-26 | Method and apparatus for forming improved metal interconnects |
Country Status (5)
Country | Link |
---|---|
US (4) | US6287977B1 (en) |
EP (2) | EP1099250A2 (en) |
JP (1) | JP2002521842A (en) |
TW (1) | TW410431B (en) |
WO (1) | WO2000007236A2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100878103B1 (en) * | 2001-05-04 | 2009-01-14 | 도쿄엘렉트론가부시키가이샤 | Ionized pvd with sequential deposition and etching |
Families Citing this family (115)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050272254A1 (en) * | 1997-11-26 | 2005-12-08 | Applied Materials, Inc. | Method of depositing low resistivity barrier layers for copper interconnects |
US7253109B2 (en) * | 1997-11-26 | 2007-08-07 | Applied Materials, Inc. | Method of depositing a tantalum nitride/tantalum diffusion barrier layer system |
US6911124B2 (en) * | 1998-09-24 | 2005-06-28 | Applied Materials, Inc. | Method of depositing a TaN seed layer |
JP4947834B2 (en) * | 1997-11-26 | 2012-06-06 | アプライド マテリアルズ インコーポレイテッド | Damage-free coating engraving deposition method |
US6355571B1 (en) * | 1998-11-17 | 2002-03-12 | Applied Materials, Inc. | Method and apparatus for reducing copper oxidation and contamination in a semiconductor device |
US6927160B1 (en) * | 1999-06-09 | 2005-08-09 | National Semiconductor Corporation | Fabrication of copper-containing region such as electrical interconnect |
US7381638B1 (en) * | 1999-06-09 | 2008-06-03 | National Semiconductor Corporation | Fabrication technique using sputter etch and vacuum transfer |
FR2798512B1 (en) | 1999-09-14 | 2001-10-19 | Commissariat Energie Atomique | PROCESS FOR MAKING A COPPER CONNECTION THROUGH A DIELECTRIC MATERIAL LAYER OF AN INTEGRATED CIRCUIT |
US20030116427A1 (en) * | 2001-08-30 | 2003-06-26 | Applied Materials, Inc. | Self-ionized and inductively-coupled plasma for sputtering and resputtering |
US8696875B2 (en) * | 1999-10-08 | 2014-04-15 | Applied Materials, Inc. | Self-ionized and inductively-coupled plasma for sputtering and resputtering |
US10047430B2 (en) | 1999-10-08 | 2018-08-14 | Applied Materials, Inc. | Self-ionized and inductively-coupled plasma for sputtering and resputtering |
US6277249B1 (en) * | 2000-01-21 | 2001-08-21 | Applied Materials Inc. | Integrated process for copper via filling using a magnetron and target producing highly energetic ions |
US6498091B1 (en) * | 2000-11-01 | 2002-12-24 | Applied Materials, Inc. | Method of using a barrier sputter reactor to remove an underlying barrier layer |
FR2819635B1 (en) * | 2001-01-18 | 2004-01-23 | St Microelectronics Sa | METHOD FOR MANUFACTURING INTERCONNECTION NETWORKS |
JP2002289559A (en) * | 2001-02-01 | 2002-10-04 | Texas Instr Inc <Ti> | Production method for integrated circuit |
US6624066B2 (en) * | 2001-02-14 | 2003-09-23 | Texas Instruments Incorporated | Reliable interconnects with low via/contact resistance |
US6641747B1 (en) * | 2001-02-15 | 2003-11-04 | Advanced Micro Devices, Inc. | Method and apparatus for determining an etch endpoint |
US8043484B1 (en) | 2001-03-13 | 2011-10-25 | Novellus Systems, Inc. | Methods and apparatus for resputtering process that improves barrier coverage |
US6642146B1 (en) | 2001-03-13 | 2003-11-04 | Novellus Systems, Inc. | Method of depositing copper seed on semiconductor substrates |
US7186648B1 (en) | 2001-03-13 | 2007-03-06 | Novellus Systems, Inc. | Barrier first method for single damascene trench applications |
US6607977B1 (en) | 2001-03-13 | 2003-08-19 | Novellus Systems, Inc. | Method of depositing a diffusion barrier for copper interconnect applications |
US6764940B1 (en) | 2001-03-13 | 2004-07-20 | Novellus Systems, Inc. | Method for depositing a diffusion barrier for copper interconnect applications |
US7781327B1 (en) * | 2001-03-13 | 2010-08-24 | Novellus Systems, Inc. | Resputtering process for eliminating dielectric damage |
US7744735B2 (en) * | 2001-05-04 | 2010-06-29 | Tokyo Electron Limited | Ionized PVD with sequential deposition and etching |
US6649517B2 (en) * | 2001-05-18 | 2003-11-18 | Chartered Semiconductor Manufacturing Ltd. | Copper metal structure for the reduction of intra-metal capacitance |
US7049226B2 (en) | 2001-09-26 | 2006-05-23 | Applied Materials, Inc. | Integration of ALD tantalum nitride for copper metallization |
US6503824B1 (en) * | 2001-10-12 | 2003-01-07 | Mosel Vitelic, Inc. | Forming conductive layers on insulators by physical vapor deposition |
CN101847598B (en) * | 2001-11-14 | 2012-06-20 | 应用材料有限公司 | Self-ionized and inductively-coupled plasma for sputtering and resputtering |
US6797620B2 (en) | 2002-04-16 | 2004-09-28 | Applied Materials, Inc. | Method and apparatus for improved electroplating fill of an aperture |
US7504006B2 (en) * | 2002-08-01 | 2009-03-17 | Applied Materials, Inc. | Self-ionized and capacitively-coupled plasma for sputtering and resputtering |
US7005375B2 (en) * | 2002-09-30 | 2006-02-28 | Agere Systems Inc. | Method to avoid copper contamination of a via or dual damascene structure |
US6797642B1 (en) | 2002-10-08 | 2004-09-28 | Novellus Systems, Inc. | Method to improve barrier layer adhesion |
US7565137B2 (en) * | 2002-10-25 | 2009-07-21 | At&T Mobility Ii Llc | Delivery of network services |
US6949461B2 (en) * | 2002-12-11 | 2005-09-27 | International Business Machines Corporation | Method for depositing a metal layer on a semiconductor interconnect structure |
US7241696B2 (en) * | 2002-12-11 | 2007-07-10 | International Business Machines Corporation | Method for depositing a metal layer on a semiconductor interconnect structure having a capping layer |
US6858124B2 (en) * | 2002-12-16 | 2005-02-22 | 3M Innovative Properties Company | Methods for polishing and/or cleaning copper interconnects and/or film and compositions therefor |
US6884338B2 (en) * | 2002-12-16 | 2005-04-26 | 3M Innovative Properties Company | Methods for polishing and/or cleaning copper interconnects and/or film and compositions therefor |
US7147767B2 (en) * | 2002-12-16 | 2006-12-12 | 3M Innovative Properties Company | Plating solutions for electrochemical or chemical deposition of copper interconnects and methods therefor |
US7294241B2 (en) * | 2003-01-03 | 2007-11-13 | Chartered Semiconductor Manufacturing Ltd. | Method to form alpha phase Ta and its application to IC manufacturing |
US6802945B2 (en) | 2003-01-06 | 2004-10-12 | Megic Corporation | Method of metal sputtering for integrated circuit metal routing |
US6806192B2 (en) * | 2003-01-24 | 2004-10-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of barrier-less integration with copper alloy |
US6943111B2 (en) * | 2003-02-10 | 2005-09-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Barrier free copper interconnect by multi-layer copper seed |
US6784105B1 (en) * | 2003-04-09 | 2004-08-31 | Infineon Technologies North America Corp. | Simultaneous native oxide removal and metal neutral deposition method |
US8298933B2 (en) | 2003-04-11 | 2012-10-30 | Novellus Systems, Inc. | Conformal films on semiconductor substrates |
US7842605B1 (en) | 2003-04-11 | 2010-11-30 | Novellus Systems, Inc. | Atomic layer profiling of diffusion barrier and metal seed layers |
US20040211661A1 (en) * | 2003-04-23 | 2004-10-28 | Da Zhang | Method for plasma deposition of a substrate barrier layer |
CN100593235C (en) * | 2003-06-13 | 2010-03-03 | 应用材料公司 | Integration of ALD tantalum nitride for copper metallization |
US7205235B2 (en) * | 2003-12-15 | 2007-04-17 | Freescale Semiconductor, Inc. | Method for reducing corrosion of metal surfaces during semiconductor processing |
KR100558009B1 (en) * | 2004-01-12 | 2006-03-06 | 삼성전자주식회사 | Method of fabricating a semiconductor device forming a diffusion barrier layer selectively and a semiconductor device fabricated thereby |
JP2005235860A (en) | 2004-02-17 | 2005-09-02 | Sanyo Electric Co Ltd | Semiconductor device and manufacturing method thereof |
US20050189656A1 (en) * | 2004-02-26 | 2005-09-01 | Chun Yee Tan | Micro-vias for electronic packaging |
US7235487B2 (en) | 2004-05-13 | 2007-06-26 | International Business Machines Corporation | Metal seed layer deposition |
JP4786680B2 (en) * | 2004-06-10 | 2011-10-05 | ルネサスエレクトロニクス株式会社 | Manufacturing method of semiconductor device |
JP4832807B2 (en) | 2004-06-10 | 2011-12-07 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
US8432037B2 (en) | 2004-06-10 | 2013-04-30 | Renesas Electronics Corporation | Semiconductor device with a line and method of fabrication thereof |
US20060024953A1 (en) * | 2004-07-29 | 2006-02-02 | Papa Rao Satyavolu S | Dual damascene diffusion barrier/liner process with selective via-to-trench-bottom recess |
KR100621548B1 (en) * | 2004-07-30 | 2006-09-14 | 삼성전자주식회사 | Method for forming metal interconnection layer of semiconductor device |
US20060060301A1 (en) * | 2004-09-17 | 2006-03-23 | Lazovsky David E | Substrate processing using molecular self-assembly |
US7749881B2 (en) * | 2005-05-18 | 2010-07-06 | Intermolecular, Inc. | Formation of a masking layer on a dielectric region to facilitate formation of a capping layer on electrically conductive regions separated by the dielectric region |
US20060292846A1 (en) * | 2004-09-17 | 2006-12-28 | Pinto Gustavo A | Material management in substrate processing |
US8882914B2 (en) * | 2004-09-17 | 2014-11-11 | Intermolecular, Inc. | Processing substrates using site-isolated processing |
US7390739B2 (en) * | 2005-05-18 | 2008-06-24 | Lazovsky David E | Formation of a masking layer on a dielectric region to facilitate formation of a capping layer on electrically conductive regions separated by the dielectric region |
US8084400B2 (en) * | 2005-10-11 | 2011-12-27 | Intermolecular, Inc. | Methods for discretized processing and process sequence integration of regions of a substrate |
US7399943B2 (en) * | 2004-10-05 | 2008-07-15 | Applied Materials, Inc. | Apparatus for metal plasma vapor deposition and re-sputter with source and bias power frequencies applied through the workpiece |
US7214619B2 (en) * | 2004-10-05 | 2007-05-08 | Applied Materials, Inc. | Method for forming a barrier layer in an integrated circuit in a plasma with source and bias power frequencies applied through the workpiece |
US7268076B2 (en) * | 2004-10-05 | 2007-09-11 | Applied Materials, Inc. | Apparatus and method for metal plasma vapor deposition and re-sputter with source and bias power frequencies applied through the workpiece |
JP2006148074A (en) * | 2004-10-19 | 2006-06-08 | Tokyo Electron Ltd | Method of depositing film and equipment for plasma-deposing film |
WO2006058034A2 (en) * | 2004-11-22 | 2006-06-01 | Intermolecular, Inc. | Molecular self-assembly in substrate processing |
US7879710B2 (en) * | 2005-05-18 | 2011-02-01 | Intermolecular, Inc. | Substrate processing including a masking layer |
US7244344B2 (en) * | 2005-02-03 | 2007-07-17 | Applied Materials, Inc. | Physical vapor deposition plasma reactor with VHF source power applied through the workpiece |
US7465680B2 (en) * | 2005-09-07 | 2008-12-16 | Applied Materials, Inc. | Post deposition plasma treatment to increase tensile stress of HDP-CVD SIO2 |
US7544574B2 (en) * | 2005-10-11 | 2009-06-09 | Intermolecular, Inc. | Methods for discretized processing of regions of a substrate |
US8776717B2 (en) * | 2005-10-11 | 2014-07-15 | Intermolecular, Inc. | Systems for discretized processing of regions of a substrate |
US7955436B2 (en) * | 2006-02-24 | 2011-06-07 | Intermolecular, Inc. | Systems and methods for sealing in site-isolated reactors |
US8772772B2 (en) * | 2006-05-18 | 2014-07-08 | Intermolecular, Inc. | System and method for increasing productivity of combinatorial screening |
KR101388389B1 (en) * | 2006-02-10 | 2014-04-22 | 인터몰레큘러 인코퍼레이티드 | Method and apparatus for combinatorially varying materials, unit process and process sequence |
US7517736B2 (en) * | 2006-02-15 | 2009-04-14 | International Business Machines Corporation | Structure and method of chemically formed anchored metallic vias |
US20070252277A1 (en) * | 2006-04-28 | 2007-11-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor devices and fabrication method thereof |
US7645696B1 (en) | 2006-06-22 | 2010-01-12 | Novellus Systems, Inc. | Deposition of thin continuous PVD seed layers having improved adhesion to the barrier layer |
US7855147B1 (en) | 2006-06-22 | 2010-12-21 | Novellus Systems, Inc. | Methods and apparatus for engineering an interface between a diffusion barrier layer and a seed layer |
JP2008010532A (en) * | 2006-06-28 | 2008-01-17 | Sony Corp | Manufacturing method of semiconductor device |
JP2008060243A (en) * | 2006-08-30 | 2008-03-13 | Nec Electronics Corp | Semiconductor device and manufacturing method thereof |
JP2008085175A (en) * | 2006-09-28 | 2008-04-10 | Tokyo Electron Ltd | Semiconductor device manufacturing method, semiconductor device, substrate processing system, program, and storage medium |
US7510634B1 (en) | 2006-11-10 | 2009-03-31 | Novellus Systems, Inc. | Apparatus and methods for deposition and/or etch selectivity |
US20080160754A1 (en) * | 2006-12-27 | 2008-07-03 | International Business Machines Corporation | Method for fabricating a microelectronic conductor structure |
US8011317B2 (en) * | 2006-12-29 | 2011-09-06 | Intermolecular, Inc. | Advanced mixing system for integrated tool having site-isolated reactors |
DE102007004884A1 (en) * | 2007-01-31 | 2008-08-14 | Advanced Micro Devices, Inc., Sunnyvale | A method of forming a metal layer over a patterned dielectric by electroless deposition using a selectively provided activation layer |
DE102007004860B4 (en) * | 2007-01-31 | 2008-11-06 | Advanced Micro Devices, Inc., Sunnyvale | A method of making a copper-based metallization layer having a conductive overcoat by an improved integration scheme |
US7682966B1 (en) | 2007-02-01 | 2010-03-23 | Novellus Systems, Inc. | Multistep method of depositing metal seed layers |
JP5194549B2 (en) | 2007-04-27 | 2013-05-08 | 富士通セミコンダクター株式会社 | Manufacturing method of semiconductor device |
US20080280446A1 (en) * | 2007-05-08 | 2008-11-13 | Qimonda Ag | Method of producing a microscopic hole in a layer and integrated device with a microscopic hole in a layer |
US7922880B1 (en) | 2007-05-24 | 2011-04-12 | Novellus Systems, Inc. | Method and apparatus for increasing local plasma density in magnetically confined plasma |
US7897516B1 (en) | 2007-05-24 | 2011-03-01 | Novellus Systems, Inc. | Use of ultra-high magnetic fields in resputter and plasma etching |
US20080311711A1 (en) * | 2007-06-13 | 2008-12-18 | Roland Hampp | Gapfill for metal contacts |
US20090050471A1 (en) * | 2007-08-24 | 2009-02-26 | Spansion Llc | Process of forming an electronic device including depositing layers within openings |
US7659197B1 (en) | 2007-09-21 | 2010-02-09 | Novellus Systems, Inc. | Selective resputtering of metal seed layers |
US8017523B1 (en) | 2008-05-16 | 2011-09-13 | Novellus Systems, Inc. | Deposition of doped copper seed layers having improved reliability |
US8354751B2 (en) * | 2008-06-16 | 2013-01-15 | International Business Machines Corporation | Interconnect structure for electromigration enhancement |
TWI501302B (en) * | 2008-08-21 | 2015-09-21 | Acm Res Shanghai Inc | Barrier layer removal mtehod and apparatus |
KR20100032644A (en) * | 2008-09-18 | 2010-03-26 | 삼성전자주식회사 | Method of forming metallization in semiconductor devices using selectively plasma treatment |
JP5377993B2 (en) * | 2009-01-30 | 2013-12-25 | 株式会社日立ハイテクノロジーズ | Plasma processing method |
JP2009246394A (en) * | 2009-07-27 | 2009-10-22 | Nec Corp | Manufacturing method of semiconductor device |
US8575000B2 (en) * | 2011-07-19 | 2013-11-05 | SanDisk Technologies, Inc. | Copper interconnects separated by air gaps and method of making thereof |
CN104081879B (en) * | 2012-01-18 | 2017-03-01 | 株式会社日本有机雷特显示器 | Electronic installation and its manufacture method |
US8729702B1 (en) * | 2012-11-20 | 2014-05-20 | Stmicroelectronics, Inc. | Copper seed layer for an interconnect structure having a doping concentration level gradient |
US9748169B1 (en) | 2016-04-04 | 2017-08-29 | International Business Machines Corporation | Treating copper interconnects |
US10396012B2 (en) | 2016-05-27 | 2019-08-27 | International Business Machines Corporation | Advanced through substrate via metallization in three dimensional semiconductor integration |
US10312181B2 (en) | 2016-05-27 | 2019-06-04 | International Business Machines Corporation | Advanced through substrate via metallization in three dimensional semiconductor integration |
US9786605B1 (en) | 2016-05-27 | 2017-10-10 | International Business Machines Corporation | Advanced through substrate via metallization in three dimensional semiconductor integration |
TWI700799B (en) | 2016-10-04 | 2020-08-01 | 聯華電子股份有限公司 | Conductive structure, layout structure including conductive structure, and method for manufacturing conductive structure |
EP4277017A3 (en) * | 2017-01-18 | 2024-02-21 | SHINE Technologies, LLC | High power ion beam generator systems and methods |
JP7171216B2 (en) * | 2018-04-10 | 2022-11-15 | 東洋鋼鈑株式会社 | Rolled bonded body and method for manufacturing rolled bonded body |
KR102493464B1 (en) | 2018-07-19 | 2023-01-30 | 삼성전자 주식회사 | Integrated circuit device and method for manufacturing the same |
US11081388B2 (en) | 2019-01-10 | 2021-08-03 | International Business Machines Corporation | Forming barrierless contact |
KR102372438B1 (en) * | 2019-04-30 | 2022-03-08 | 한국전기연구원 | Thermoelectric element substrate and thermoelectric element |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5486492A (en) * | 1992-10-30 | 1996-01-23 | Kawasaki Steel Corporation | Method of forming multilayered wiring structure in semiconductor device |
EP0788160A2 (en) * | 1996-02-05 | 1997-08-06 | Matsushita Electronics Corporation | Semiconductor device having a multi-layered wire structure |
EP0798778A2 (en) * | 1996-03-25 | 1997-10-01 | Kabushiki Kaisha Toshiba | Method of manufacturing a semiconductor device of multilayer wire structure |
EP0892428A2 (en) * | 1997-07-17 | 1999-01-20 | Sharp Kabushiki Kaisha | Method of producing low resistance contacts between integrated circuit metal levels and structure produced thereby. |
Family Cites Families (92)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3410774A (en) | 1965-10-23 | 1968-11-12 | Ibm | Method and apparatus for reverse sputtering selected electrically exposed areas of a cathodically biased workpiece |
US4201266A (en) * | 1978-11-02 | 1980-05-06 | Texaco Inc. | Rotatable washer self-cleaning helical spring screen and methods |
US4358338A (en) | 1980-05-16 | 1982-11-09 | Varian Associates, Inc. | End point detection method for physical etching process |
AU570439B2 (en) | 1983-03-28 | 1988-03-17 | Compression Labs, Inc. | A combined intraframe and interframe transform coding system |
JPS6060060A (en) | 1983-09-12 | 1985-04-06 | 株式会社日立製作所 | Switchgear for door of railway rolling stock |
FI72557C (en) | 1984-01-11 | 1992-01-08 | Kemira Oy | Paper making process and blend composition for use therein |
US4865712A (en) | 1984-05-17 | 1989-09-12 | Varian Associates, Inc. | Apparatus for manufacturing planarized aluminum films |
US4681653A (en) | 1984-06-01 | 1987-07-21 | Texas Instruments Incorporated | Planarized dielectric deposited using plasma enhanced chemical vapor deposition |
JPH0697660B2 (en) | 1985-03-23 | 1994-11-30 | 日本電信電話株式会社 | Thin film formation method |
JPS61261472A (en) | 1985-05-13 | 1986-11-19 | Nippon Telegr & Teleph Corp <Ntt> | Bias sputtering method and its apparatus |
KR900005785B1 (en) | 1985-05-13 | 1990-08-11 | 닛뽄덴신덴와 가부시끼가이샤 | Flat thin film manufacturing method |
CH665428A5 (en) | 1985-07-26 | 1988-05-13 | Balzers Hochvakuum | METHOD FOR COATING MICRO-RECESSES. |
US4891112A (en) | 1985-11-12 | 1990-01-02 | Eastman Kodak Company | Sputtering method for reducing hillocking in aluminum layers formed on substrates |
JPS62287071A (en) | 1986-06-06 | 1987-12-12 | Tadahiro Omi | Semiconductor producing apparatus |
JPH0798521B2 (en) | 1986-08-20 | 1995-10-25 | 澁谷工業株式会社 | Rotary weight filling device |
US4756810A (en) | 1986-12-04 | 1988-07-12 | Machine Technology, Inc. | Deposition and planarizing methods and apparatus |
US4767496A (en) | 1986-12-11 | 1988-08-30 | Siemens Aktiengesellschaft | Method for controlling and supervising etching processes |
US4810335A (en) | 1987-01-20 | 1989-03-07 | Siemens Aktiengesellschaft | Method for monitoring etching processes |
US4962060A (en) | 1987-03-10 | 1990-10-09 | Advanced Micro Devices, Inc. | Making a high speed interconnect system with refractory non-dogbone contacts and an active electromigration suppression mechanism |
JP2602276B2 (en) | 1987-06-30 | 1997-04-23 | 株式会社日立製作所 | Sputtering method and apparatus |
US4793895A (en) | 1988-01-25 | 1988-12-27 | Ibm Corporation | In situ conductivity monitoring technique for chemical/mechanical planarization endpoint detection |
US4963239A (en) | 1988-01-29 | 1990-10-16 | Hitachi, Ltd. | Sputtering process and an apparatus for carrying out the same |
US4874493A (en) | 1988-03-28 | 1989-10-17 | Microelectronics And Computer Technology Corporation | Method of deposition of metal into cavities on a substrate |
JPH0730468B2 (en) | 1988-06-09 | 1995-04-05 | 日電アネルバ株式会社 | Dry etching equipment |
JP2565758B2 (en) | 1988-11-14 | 1996-12-18 | 弓子 福原 | Sound environment control method |
US5126028A (en) | 1989-04-17 | 1992-06-30 | Materials Research Corporation | Sputter coating process control method and apparatus |
JPH0740569B2 (en) | 1990-02-27 | 1995-05-01 | エイ・ティ・アンド・ティ・コーポレーション | ECR plasma deposition method |
JPH0414831A (en) | 1990-05-08 | 1992-01-20 | Sony Corp | Formation method of interconnection |
JPH0430421A (en) | 1990-05-25 | 1992-02-03 | Sony Corp | Selective metal growth method |
US5069770A (en) | 1990-07-23 | 1991-12-03 | Eastman Kodak Company | Sputtering process employing an enclosed sputtering target |
US5078847A (en) | 1990-08-29 | 1992-01-07 | Jerry Grosman | Ion plating method and apparatus |
US5178739A (en) | 1990-10-31 | 1993-01-12 | International Business Machines Corporation | Apparatus for depositing material into high aspect ratio holes |
JPH0529254A (en) | 1991-07-24 | 1993-02-05 | Sony Corp | Forming method of wiring |
DE9109503U1 (en) | 1991-07-31 | 1991-10-17 | Magtron Magneto Elektronische Geraete Gmbh, 7583 Ottersweier, De | |
US5482611A (en) | 1991-09-30 | 1996-01-09 | Helmer; John C. | Physical vapor deposition employing ion extraction from a plasma |
US5270264A (en) | 1991-12-20 | 1993-12-14 | Intel Corporation | Process for filling submicron spaces with dielectric |
US5300813A (en) | 1992-02-26 | 1994-04-05 | International Business Machines Corporation | Refractory metal capped low resistivity metal conductor lines and vias |
US5262354A (en) | 1992-02-26 | 1993-11-16 | International Business Machines Corporation | Refractory metal capped low resistivity metal conductor lines and vias |
US5302266A (en) | 1992-03-20 | 1994-04-12 | International Business Machines Corporation | Method and apparatus for filing high aspect patterns with metal |
US5685961A (en) | 1992-03-27 | 1997-11-11 | P & D Medical Coatings, Inc. | Method for fabrication of metallized medical devices |
US5371042A (en) | 1992-06-16 | 1994-12-06 | Applied Materials, Inc. | Method of filling contacts in semiconductor devices |
US5612254A (en) | 1992-06-29 | 1997-03-18 | Intel Corporation | Methods of forming an interconnect on a semiconductor substrate |
US5346600A (en) | 1992-08-14 | 1994-09-13 | Hughes Aircraft Company | Plasma-enhanced magnetron-sputtered deposition of materials |
US5271972A (en) | 1992-08-17 | 1993-12-21 | Applied Materials, Inc. | Method for depositing ozone/TEOS silicon oxide films of reduced surface sensitivity |
DE4237334A1 (en) * | 1992-11-05 | 1994-05-11 | Hoechst Ag | Method for the quantitative purification of glycolipids |
US5510011A (en) | 1992-11-09 | 1996-04-23 | Canon Kabushiki Kaisha | Method for forming a functional deposited film by bias sputtering process at a relatively low substrate temperature |
US5354712A (en) | 1992-11-12 | 1994-10-11 | Northern Telecom Limited | Method for forming interconnect structures for integrated circuits |
US5350479A (en) | 1992-12-02 | 1994-09-27 | Applied Materials, Inc. | Electrostatic chuck for high power plasma processing |
US5718813A (en) | 1992-12-30 | 1998-02-17 | Advanced Energy Industries, Inc. | Enhanced reactive DC sputtering system |
US5376584A (en) | 1992-12-31 | 1994-12-27 | International Business Machines Corporation | Process of making pad structure for solder ball limiting metallurgy having reduced edge stress |
US5591269A (en) | 1993-06-24 | 1997-01-07 | Tokyo Electron Limited | Vacuum processing apparatus |
US5639357A (en) | 1994-05-12 | 1997-06-17 | Applied Materials | Synchronous modulation bias sputter method and apparatus for complete planarization of metal films |
US5651865A (en) | 1994-06-17 | 1997-07-29 | Eni | Preferential sputtering of insulators from conductive targets |
US5516399A (en) | 1994-06-30 | 1996-05-14 | International Business Machines Corporation | Contactless real-time in-situ monitoring of a chemical etching |
EP0915501B1 (en) | 1994-08-05 | 2003-02-26 | International Business Machines Corporation | Method of forming a damascene structure with WGe polishing stop |
US5654232A (en) | 1994-08-24 | 1997-08-05 | Intel Corporation | Wetting layer sidewalls to promote copper reflow into grooves |
US5472349A (en) | 1994-10-31 | 1995-12-05 | The Whitaker Corporation | Surface mountable board edge connector |
EP0735577A3 (en) | 1994-12-14 | 1997-04-02 | Applied Materials Inc | Deposition process and apparatus therefor |
JP3655334B2 (en) | 1994-12-26 | 2005-06-02 | 松下電器産業株式会社 | Magnetron sputtering equipment |
US5585974A (en) | 1995-02-17 | 1996-12-17 | Conner Peripherals, Inc. | Disk drive with PRML read channel calibration using a noise generator |
US5512150A (en) | 1995-03-09 | 1996-04-30 | Hmt Technology Corporation | Target assembly having inner and outer targets |
US5613296A (en) | 1995-04-13 | 1997-03-25 | Texas Instruments Incorporated | Method for concurrent formation of contact and via holes |
US5534460A (en) | 1995-04-27 | 1996-07-09 | Vanguard International Semiconductor Corp. | Optimized contact plug process |
US5589041A (en) | 1995-06-07 | 1996-12-31 | Sony Corporation | Plasma sputter etching system with reduced particle contamination |
US5858184A (en) | 1995-06-07 | 1999-01-12 | Applied Materials, Inc. | Process for forming improved titanium-containing barrier layers |
EP0751566A3 (en) | 1995-06-30 | 1997-02-26 | Ibm | A thin film metal barrier for electrical interconnections |
US5810963A (en) | 1995-09-28 | 1998-09-22 | Kabushiki Kaisha Toshiba | Plasma processing apparatus and method |
US5584974A (en) | 1995-10-20 | 1996-12-17 | Eni | Arc control and switching element protection for pulsed dc cathode sputtering power supply |
AUPN637795A0 (en) * | 1995-11-03 | 1995-11-30 | Ici Australia Operations Proprietary Limited | Method and apparatus for blasthole stemming |
US5674787A (en) | 1996-01-16 | 1997-10-07 | Sematech, Inc. | Selective electroless copper deposited interconnect plugs for ULSI applications |
US5807467A (en) | 1996-01-22 | 1998-09-15 | Micron Technology, Inc. | In situ preclean in a PVD chamber with a biased substrate configuration |
US5770023A (en) | 1996-02-12 | 1998-06-23 | Eni A Division Of Astec America, Inc. | Etch process employing asymmetric bipolar pulsed DC |
US5744376A (en) | 1996-04-08 | 1998-04-28 | Chartered Semiconductor Manufacturing Pte, Ltd | Method of manufacturing copper interconnect with top barrier layer |
US5725739A (en) | 1996-07-08 | 1998-03-10 | Micron Technology, Inc. | Low angle, low energy physical vapor deposition of alloys |
US5846332A (en) | 1996-07-12 | 1998-12-08 | Applied Materials, Inc. | Thermally floating pedestal collar in a chemical vapor deposition chamber |
US5693563A (en) | 1996-07-15 | 1997-12-02 | Chartered Semiconductor Manufacturing Pte Ltd. | Etch stop for copper damascene process |
US6001420A (en) | 1996-09-23 | 1999-12-14 | Applied Materials, Inc. | Semi-selective chemical vapor deposition |
US5685959A (en) | 1996-10-25 | 1997-11-11 | Hmt Technology Corporation | Cathode assembly having rotating magnetic-field shunt and method of making magnetic recording media |
US5933753A (en) | 1996-12-16 | 1999-08-03 | International Business Machines Corporation | Open-bottomed via liner structure and method for fabricating same |
JPH10219430A (en) | 1997-02-05 | 1998-08-18 | Minolta Co Ltd | Compound thin film obtainable by magnetron sputtering method and method and apparatus for production the same |
US5759906A (en) * | 1997-04-11 | 1998-06-02 | Industrial Technology Research Institute | Planarization method for intermetal dielectrics between multilevel interconnections on integrated circuits |
JP3846970B2 (en) | 1997-04-14 | 2006-11-15 | キヤノンアネルバ株式会社 | Ionization sputtering equipment |
TW417249B (en) * | 1997-05-14 | 2001-01-01 | Applied Materials Inc | Reliability barrier integration for cu application |
US5985762A (en) | 1997-05-19 | 1999-11-16 | International Business Machines Corporation | Method of forming a self-aligned copper diffusion barrier in vias |
US5897752A (en) | 1997-05-20 | 1999-04-27 | Applied Materials, Inc. | Wafer bias ring in a sustained self-sputtering reactor |
US6051114A (en) | 1997-06-23 | 2000-04-18 | Applied Materials, Inc. | Use of pulsed-DC wafer bias for filling vias/trenches with metal in HDP physical vapor deposition |
US6375810B2 (en) | 1997-08-07 | 2002-04-23 | Applied Materials, Inc. | Plasma vapor deposition with coil sputtering |
US6042700A (en) | 1997-09-15 | 2000-03-28 | Applied Materials, Inc. | Adjustment of deposition uniformity in an inductively coupled plasma source |
US6136693A (en) | 1997-10-27 | 2000-10-24 | Chartered Semiconductor Manufacturing Ltd. | Method for planarized interconnect vias using electroless plating and CMP |
US6106625A (en) | 1997-12-02 | 2000-08-22 | Applied Materials, Inc. | Reactor useful for chemical vapor deposition of titanium nitride |
US5976327A (en) | 1997-12-12 | 1999-11-02 | Applied Materials, Inc. | Step coverage and overhang improvement by pedestal bias voltage modulation |
US6110821A (en) | 1998-01-27 | 2000-08-29 | Applied Materials, Inc. | Method for forming titanium silicide in situ |
-
1998
- 1998-07-31 US US09/126,890 patent/US6287977B1/en not_active Expired - Lifetime
-
1999
- 1999-05-27 TW TW088108728A patent/TW410431B/en not_active IP Right Cessation
- 1999-07-26 WO PCT/US1999/016887 patent/WO2000007236A2/en not_active Application Discontinuation
- 1999-07-26 EP EP99937492A patent/EP1099250A2/en not_active Withdrawn
- 1999-07-26 EP EP02014021A patent/EP1246240A2/en not_active Withdrawn
- 1999-07-26 JP JP2000562948A patent/JP2002521842A/en not_active Withdrawn
-
2001
- 2001-08-13 US US09/928,891 patent/US6559061B2/en not_active Expired - Fee Related
-
2002
- 2002-02-05 US US10/067,709 patent/US6709987B2/en not_active Expired - Lifetime
-
2004
- 2004-01-21 US US10/761,466 patent/US6992012B2/en not_active Expired - Fee Related
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5486492A (en) * | 1992-10-30 | 1996-01-23 | Kawasaki Steel Corporation | Method of forming multilayered wiring structure in semiconductor device |
EP0788160A2 (en) * | 1996-02-05 | 1997-08-06 | Matsushita Electronics Corporation | Semiconductor device having a multi-layered wire structure |
EP0798778A2 (en) * | 1996-03-25 | 1997-10-01 | Kabushiki Kaisha Toshiba | Method of manufacturing a semiconductor device of multilayer wire structure |
EP0892428A2 (en) * | 1997-07-17 | 1999-01-20 | Sharp Kabushiki Kaisha | Method of producing low resistance contacts between integrated circuit metal levels and structure produced thereby. |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100878103B1 (en) * | 2001-05-04 | 2009-01-14 | 도쿄엘렉트론가부시키가이샤 | Ionized pvd with sequential deposition and etching |
Also Published As
Publication number | Publication date |
---|---|
TW410431B (en) | 2000-11-01 |
JP2002521842A (en) | 2002-07-16 |
US6709987B2 (en) | 2004-03-23 |
WO2000007236A2 (en) | 2000-02-10 |
US6992012B2 (en) | 2006-01-31 |
US20020115287A1 (en) | 2002-08-22 |
EP1099250A2 (en) | 2001-05-16 |
US20040152301A1 (en) | 2004-08-05 |
US6287977B1 (en) | 2001-09-11 |
US20020028576A1 (en) | 2002-03-07 |
US6559061B2 (en) | 2003-05-06 |
EP1246240A2 (en) | 2002-10-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2000007236A3 (en) | Method and apparatus for forming improved metal interconnects | |
US7494915B2 (en) | Back end interconnect with a shaped interface | |
WO2002103783A3 (en) | Method of forming low resistance vias | |
CN100449730C (en) | Damascene processing using dielectric barrier films | |
US6174812B1 (en) | Copper damascene technology for ultra large scale integration circuits | |
US6100184A (en) | Method of making a dual damascene interconnect structure using low dielectric constant material for an inter-level dielectric layer | |
WO2002005298A3 (en) | Semiconductor inductor and methods for making the same | |
US6987059B1 (en) | Method and structure for creating ultra low resistance damascene copper wiring | |
US20050127511A1 (en) | Interconnect structures and methods of making thereof | |
SG126670A1 (en) | A method to avoid copper contamination on the sidewall of a via or a dual damascene structure | |
US7834459B2 (en) | Semiconductor device and semiconductor device manufacturing method | |
TW377502B (en) | Method of dual damascene | |
US20020177303A1 (en) | Method for sealing via sidewalls in porous low-k dielectric layers | |
EP1073106A3 (en) | Method for reducing oxidation of an interface of a semiconductor device and resulting device | |
EP0912996A1 (en) | Integrated circuit which uses an etch stop for producing staggered interconnect lines | |
WO2002037559A3 (en) | Low temperature hillock suppression method in integrated circuit interconnects | |
TW373310B (en) | Fabricating plug and near-zero overlap interconnect line | |
JP2006093351A (en) | Semiconductor device and its manufacturing method | |
US6329290B1 (en) | Method for fabrication and structure for high aspect ratio vias | |
WO2002041391A3 (en) | Amorphized barrier layer for integrated circuit interconnects | |
US6682999B1 (en) | Semiconductor device having multilevel interconnections and method of manufacture thereof | |
US6869879B1 (en) | Method for forming conductive interconnects | |
WO2003001589A3 (en) | A method of selectively alloying interconnect regions by depostion process | |
TW372359B (en) | Manufacturing process for borderless vias with respect to underlying metal | |
WO2002056342A3 (en) | Copper vias in low-k technology |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): JP KR SG |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
AK | Designated states |
Kind code of ref document: A3 Designated state(s): JP KR SG |
|
AL | Designated countries for regional patents |
Kind code of ref document: A3 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1999937492 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 1999937492 Country of ref document: EP |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 1999937492 Country of ref document: EP |