WO1999040522A3 - Digital signal processor using a reconfigurable array of macrocells - Google Patents
Digital signal processor using a reconfigurable array of macrocells Download PDFInfo
- Publication number
- WO1999040522A3 WO1999040522A3 PCT/US1999/002959 US9902959W WO9940522A3 WO 1999040522 A3 WO1999040522 A3 WO 1999040522A3 US 9902959 W US9902959 W US 9902959W WO 9940522 A3 WO9940522 A3 WO 9940522A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- macrocells
- digital signal
- signal processor
- reconfigurable array
- function
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
- G06F15/7867—Architectures of general purpose stored program computers comprising a single central processing unit with reconfigurable architecture
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
- G06F15/8046—Systolic arrays
Abstract
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2000530868A JP2002503003A (en) | 1998-02-05 | 1999-02-05 | Digital signal processor using reconfigurable macrocell array |
KR1020007008453A KR20010040584A (en) | 1998-02-05 | 1999-02-05 | Digital signal processor using a reconfigurable array of macrocells |
EP99906921A EP1051679A2 (en) | 1998-02-05 | 1999-02-05 | Digital signal processor using a reconfigurable array of macrocells |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/019,134 US6094726A (en) | 1998-02-05 | 1998-02-05 | Digital signal processor using a reconfigurable array of macrocells |
US09/019,134 | 1998-02-05 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO1999040522A2 WO1999040522A2 (en) | 1999-08-12 |
WO1999040522A3 true WO1999040522A3 (en) | 1999-10-14 |
Family
ID=21791612
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US1999/002959 WO1999040522A2 (en) | 1998-02-05 | 1999-02-05 | Digital signal processor using a reconfigurable array of macrocells |
Country Status (6)
Country | Link |
---|---|
US (1) | US6094726A (en) |
EP (1) | EP1051679A2 (en) |
JP (1) | JP2002503003A (en) |
KR (1) | KR20010040584A (en) |
TW (1) | TW448662B (en) |
WO (1) | WO1999040522A2 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
USRE44365E1 (en) | 1997-02-08 | 2013-07-09 | Martin Vorbach | Method of self-synchronization of configurable elements of a programmable module |
US8869121B2 (en) | 2001-08-16 | 2014-10-21 | Pact Xpp Technologies Ag | Method for the translation of programs for reconfigurable architectures |
US8914590B2 (en) | 2002-08-07 | 2014-12-16 | Pact Xpp Technologies Ag | Data processing method and device |
Families Citing this family (107)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6327649B1 (en) * | 1999-01-22 | 2001-12-04 | Lucent Technologies, Inc. | Apparatus for developing internal ROM code using a ROM bus external interface |
EP1228440B1 (en) * | 1999-06-10 | 2017-04-05 | PACT XPP Technologies AG | Sequence partitioning in cell structures |
US6662302B1 (en) * | 1999-09-29 | 2003-12-09 | Conexant Systems, Inc. | Method and apparatus of selecting one of a plurality of predetermined configurations using only necessary bus widths based on power consumption analysis for programmable logic device |
US6678645B1 (en) * | 1999-10-28 | 2004-01-13 | Advantest Corp. | Method and apparatus for SoC design validation |
US7043312B1 (en) | 2000-02-17 | 2006-05-09 | Sonic Solutions | CD playback augmentation for higher resolution and multi-channel sound |
EP1377919A2 (en) * | 2000-07-24 | 2004-01-07 | PACT XPP Technologies AG | Integrated circuit |
US8058899B2 (en) | 2000-10-06 | 2011-11-15 | Martin Vorbach | Logic cell array and bus system |
EP1220107A3 (en) * | 2000-10-26 | 2005-01-05 | Cypress Semiconductor Corporation | Programmable digital device |
US7444531B2 (en) | 2001-03-05 | 2008-10-28 | Pact Xpp Technologies Ag | Methods and devices for treating and processing data |
US9037807B2 (en) | 2001-03-05 | 2015-05-19 | Pact Xpp Technologies Ag | Processor arrangement on a chip including data processing, memory, and interface elements |
US6836839B2 (en) | 2001-03-22 | 2004-12-28 | Quicksilver Technology, Inc. | Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements |
US7962716B2 (en) | 2001-03-22 | 2011-06-14 | Qst Holdings, Inc. | Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements |
US7752419B1 (en) | 2001-03-22 | 2010-07-06 | Qst Holdings, Llc | Method and system for managing hardware resources to implement system functions using an adaptive computing architecture |
US7653710B2 (en) | 2002-06-25 | 2010-01-26 | Qst Holdings, Llc. | Hardware task manager |
US20040133745A1 (en) | 2002-10-28 | 2004-07-08 | Quicksilver Technology, Inc. | Adaptable datapath for a digital processing system |
CN1293503C (en) * | 2001-04-27 | 2007-01-03 | 株式会社鼎新 | Design checking method and device of single chip system |
US6577678B2 (en) | 2001-05-08 | 2003-06-10 | Quicksilver Technology | Method and system for reconfigurable channel coding |
US20030101363A1 (en) * | 2001-11-27 | 2003-05-29 | Master Paul L. | Method and system for minimizing power consumption in embedded systems with clock enable control |
US7046635B2 (en) | 2001-11-28 | 2006-05-16 | Quicksilver Technology, Inc. | System for authorizing functionality in adaptable hardware devices |
US6986021B2 (en) | 2001-11-30 | 2006-01-10 | Quick Silver Technology, Inc. | Apparatus, method, system and executable module for configuration and operation of adaptive integrated circuitry having fixed, application specific computational elements |
US8412915B2 (en) | 2001-11-30 | 2013-04-02 | Altera Corporation | Apparatus, system and method for configuration of adaptive integrated circuitry having heterogeneous computational elements |
US7215701B2 (en) | 2001-12-12 | 2007-05-08 | Sharad Sambhwani | Low I/O bandwidth method and system for implementing detection and identification of scrambling codes |
US7403981B2 (en) | 2002-01-04 | 2008-07-22 | Quicksilver Technology, Inc. | Apparatus and method for adaptive multimedia reception and transmission in communication environments |
WO2003060747A2 (en) * | 2002-01-19 | 2003-07-24 | Pact Xpp Technologies Ag | Reconfigurable processor |
US7660984B1 (en) | 2003-05-13 | 2010-02-09 | Quicksilver Technology | Method and system for achieving individualized protected space in an operating system |
US7328414B1 (en) | 2003-05-13 | 2008-02-05 | Qst Holdings, Llc | Method and system for creating and programming an adaptive computing engine |
EP1514198A2 (en) * | 2002-06-03 | 2005-03-16 | Koninklijke Philips Electronics N.V. | Reconfigurable integrated circuit |
US8051303B2 (en) * | 2002-06-10 | 2011-11-01 | Hewlett-Packard Development Company, L.P. | Secure read and write access to configuration registers in computer devices |
US8108656B2 (en) | 2002-08-29 | 2012-01-31 | Qst Holdings, Llc | Task definition for specifying resource requirements |
US7937591B1 (en) | 2002-10-25 | 2011-05-03 | Qst Holdings, Llc | Method and system for providing a device which can be adapted on an ongoing basis |
US8276135B2 (en) | 2002-11-07 | 2012-09-25 | Qst Holdings Llc | Profiling of software and circuit designs utilizing data operation analyses |
US6971083B1 (en) * | 2002-11-13 | 2005-11-29 | Altera Corporation | Method for programming programmable logic device with blocks that perform multiplication and other arithmetic functions |
US7225301B2 (en) | 2002-11-22 | 2007-05-29 | Quicksilver Technologies | External memory controller node |
GB0428191D0 (en) * | 2004-12-23 | 2005-01-26 | Cambridge Display Tech Ltd | Digital signal processing methods and apparatus |
US8620980B1 (en) | 2005-09-27 | 2013-12-31 | Altera Corporation | Programmable device with specialized multiplier blocks |
US7728744B2 (en) * | 2005-10-26 | 2010-06-01 | Analog Devices, Inc. | Variable length decoder system and method |
US8024551B2 (en) * | 2005-10-26 | 2011-09-20 | Analog Devices, Inc. | Pipelined digital signal processor |
US8285972B2 (en) | 2005-10-26 | 2012-10-09 | Analog Devices, Inc. | Lookup table addressing system and method |
US8301681B1 (en) | 2006-02-09 | 2012-10-30 | Altera Corporation | Specialized processing block for programmable logic device |
US8266199B2 (en) | 2006-02-09 | 2012-09-11 | Altera Corporation | Specialized processing block for programmable logic device |
US8266198B2 (en) | 2006-02-09 | 2012-09-11 | Altera Corporation | Specialized processing block for programmable logic device |
US8041759B1 (en) | 2006-02-09 | 2011-10-18 | Altera Corporation | Specialized processing block for programmable logic device |
US7836117B1 (en) | 2006-04-07 | 2010-11-16 | Altera Corporation | Specialized processing block for programmable logic device |
US7822799B1 (en) | 2006-06-26 | 2010-10-26 | Altera Corporation | Adder-rounder circuitry for specialized processing block in programmable logic device |
US8386550B1 (en) | 2006-09-20 | 2013-02-26 | Altera Corporation | Method for configuring a finite impulse response filter in a programmable logic device |
US7930336B2 (en) | 2006-12-05 | 2011-04-19 | Altera Corporation | Large multiplier for programmable logic device |
US8386553B1 (en) | 2006-12-05 | 2013-02-26 | Altera Corporation | Large multiplier for programmable logic device |
US7814137B1 (en) | 2007-01-09 | 2010-10-12 | Altera Corporation | Combined interpolation and decimation filter for programmable logic device |
US7865541B1 (en) | 2007-01-22 | 2011-01-04 | Altera Corporation | Configuring floating point operations in a programmable logic device |
US8650231B1 (en) | 2007-01-22 | 2014-02-11 | Altera Corporation | Configuring floating point operations in a programmable device |
US8645450B1 (en) | 2007-03-02 | 2014-02-04 | Altera Corporation | Multiplier-accumulator circuitry and methods |
US7882284B2 (en) * | 2007-03-26 | 2011-02-01 | Analog Devices, Inc. | Compute unit with an internal bit FIFO circuit |
US7949699B1 (en) | 2007-08-30 | 2011-05-24 | Altera Corporation | Implementation of decimation filter in integrated circuit device using ram-based data storage |
US8156313B2 (en) * | 2007-09-22 | 2012-04-10 | Navosha Corporation | Chained operation of functional units in integrated circuit by writing DONE/complete value and by reading as GO/start value from same memory location |
US8301990B2 (en) * | 2007-09-27 | 2012-10-30 | Analog Devices, Inc. | Programmable compute unit with internal register and bit FIFO for executing Viterbi code |
DE102007051345A1 (en) * | 2007-10-26 | 2009-04-30 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Explosive charge |
US8959137B1 (en) | 2008-02-20 | 2015-02-17 | Altera Corporation | Implementing large multipliers in a programmable integrated circuit device |
US8244789B1 (en) | 2008-03-14 | 2012-08-14 | Altera Corporation | Normalization of floating point operations in a programmable integrated circuit device |
US8669779B2 (en) * | 2008-06-27 | 2014-03-11 | The University Of North Carolina At Chapel Hill | Systems, pipeline stages, and computer readable media for advanced asynchronous pipeline circuits |
US8626815B1 (en) | 2008-07-14 | 2014-01-07 | Altera Corporation | Configuring a programmable integrated circuit device to perform matrix multiplication |
US8310494B2 (en) | 2008-09-30 | 2012-11-13 | Apple Inc. | Method for reducing graphics rendering failures |
US8255448B1 (en) | 2008-10-02 | 2012-08-28 | Altera Corporation | Implementing division in a programmable integrated circuit device |
US8004436B2 (en) * | 2008-10-09 | 2011-08-23 | Analog Devices, Inc. | Dithering technique for reducing digital interference |
US8307023B1 (en) | 2008-10-10 | 2012-11-06 | Altera Corporation | DSP block for implementing large multiplier on a programmable integrated circuit device |
US8549055B2 (en) | 2009-03-03 | 2013-10-01 | Altera Corporation | Modular digital signal processing circuitry with optionally usable, dedicated connections between modules of the circuitry |
US8645449B1 (en) | 2009-03-03 | 2014-02-04 | Altera Corporation | Combined floating point adder and subtractor |
US8886696B1 (en) | 2009-03-03 | 2014-11-11 | Altera Corporation | Digital signal processing circuitry with redundancy and ability to support larger multipliers |
US8706790B1 (en) | 2009-03-03 | 2014-04-22 | Altera Corporation | Implementing mixed-precision floating-point operations in a programmable integrated circuit device |
US8468192B1 (en) | 2009-03-03 | 2013-06-18 | Altera Corporation | Implementing multipliers in a programmable integrated circuit device |
US8805916B2 (en) | 2009-03-03 | 2014-08-12 | Altera Corporation | Digital signal processing circuitry with redundancy and bidirectional data paths |
US8868847B2 (en) * | 2009-03-11 | 2014-10-21 | Apple Inc. | Multi-core processor snoop filtering |
US8650236B1 (en) | 2009-08-04 | 2014-02-11 | Altera Corporation | High-rate interpolation or decimation filter in integrated circuit device |
US8412756B1 (en) | 2009-09-11 | 2013-04-02 | Altera Corporation | Multi-operand floating point operations in a programmable integrated circuit device |
US8396914B1 (en) | 2009-09-11 | 2013-03-12 | Altera Corporation | Matrix decomposition in an integrated circuit device |
JP5990466B2 (en) | 2010-01-21 | 2016-09-14 | スビラル・インコーポレーテッド | Method and apparatus for a general purpose multi-core system for implementing stream-based operations |
US7948267B1 (en) | 2010-02-09 | 2011-05-24 | Altera Corporation | Efficient rounding circuits and methods in configurable integrated circuit devices |
US8539016B1 (en) | 2010-02-09 | 2013-09-17 | Altera Corporation | QR decomposition in an integrated circuit device |
US8601044B2 (en) | 2010-03-02 | 2013-12-03 | Altera Corporation | Discrete Fourier Transform in an integrated circuit device |
US8458243B1 (en) | 2010-03-03 | 2013-06-04 | Altera Corporation | Digital signal processing circuit blocks with support for systolic finite-impulse-response digital filtering |
US8484265B1 (en) | 2010-03-04 | 2013-07-09 | Altera Corporation | Angular range reduction in an integrated circuit device |
US8510354B1 (en) | 2010-03-12 | 2013-08-13 | Altera Corporation | Calculation of trigonometric functions in an integrated circuit device |
US8150215B2 (en) * | 2010-03-24 | 2012-04-03 | Altek Corporation | Routable image pipeline device |
US8539014B2 (en) | 2010-03-25 | 2013-09-17 | Altera Corporation | Solving linear matrices in an integrated circuit device |
US8589463B2 (en) | 2010-06-25 | 2013-11-19 | Altera Corporation | Calculation of trigonometric functions in an integrated circuit device |
US8862650B2 (en) | 2010-06-25 | 2014-10-14 | Altera Corporation | Calculation of trigonometric functions in an integrated circuit device |
US8577951B1 (en) | 2010-08-19 | 2013-11-05 | Altera Corporation | Matrix operations in an integrated circuit device |
US8645451B2 (en) | 2011-03-10 | 2014-02-04 | Altera Corporation | Double-clocked specialized processing block in an integrated circuit device |
US9600278B1 (en) | 2011-05-09 | 2017-03-21 | Altera Corporation | Programmable device using fixed and configurable logic to implement recursive trees |
US8812576B1 (en) | 2011-09-12 | 2014-08-19 | Altera Corporation | QR decomposition in an integrated circuit device |
US8949298B1 (en) | 2011-09-16 | 2015-02-03 | Altera Corporation | Computing floating-point polynomials in an integrated circuit device |
US9053045B1 (en) | 2011-09-16 | 2015-06-09 | Altera Corporation | Computing floating-point polynomials in an integrated circuit device |
US8762443B1 (en) | 2011-11-15 | 2014-06-24 | Altera Corporation | Matrix operations in an integrated circuit device |
US8543634B1 (en) | 2012-03-30 | 2013-09-24 | Altera Corporation | Specialized processing block for programmable integrated circuit device |
US9098332B1 (en) | 2012-06-01 | 2015-08-04 | Altera Corporation | Specialized processing block with fixed- and floating-point structures |
US8996600B1 (en) | 2012-08-03 | 2015-03-31 | Altera Corporation | Specialized processing block for implementing floating-point multiplier with subnormal operation support |
KR101906966B1 (en) | 2012-11-05 | 2018-12-07 | 삼성전자주식회사 | Logic device and operating method of the same |
US9207909B1 (en) | 2012-11-26 | 2015-12-08 | Altera Corporation | Polynomial calculations optimized for programmable integrated circuit device structures |
US9189200B1 (en) | 2013-03-14 | 2015-11-17 | Altera Corporation | Multiple-precision processing block in a programmable integrated circuit device |
US9348795B1 (en) | 2013-07-03 | 2016-05-24 | Altera Corporation | Programmable device using fixed and configurable logic to implement floating-point rounding |
US9379687B1 (en) | 2014-01-14 | 2016-06-28 | Altera Corporation | Pipelined systolic finite impulse response filter |
US10250824B2 (en) | 2014-06-12 | 2019-04-02 | The University Of North Carolina At Chapel Hill | Camera sensor with event token based image capture and reconstruction |
US9684488B2 (en) | 2015-03-26 | 2017-06-20 | Altera Corporation | Combined adder and pre-adder for high-radix multiplier circuit |
US10224053B2 (en) * | 2017-03-24 | 2019-03-05 | Hyundai Motor Company | Audio signal quality enhancement based on quantitative SNR analysis and adaptive Wiener filtering |
US10942706B2 (en) | 2017-05-05 | 2021-03-09 | Intel Corporation | Implementation of floating-point trigonometric functions in an integrated circuit device |
US11314624B2 (en) * | 2019-09-24 | 2022-04-26 | Microsoft Technology Licensing, Llc | Reducing trace recording overheads with targeted recording via partial snapshots |
US11582304B2 (en) | 2019-12-20 | 2023-02-14 | Simmonds Precision Products, Inc. | Distributed sensing processing systems |
TWI773966B (en) * | 2020-02-20 | 2022-08-11 | 瑞昱半導體股份有限公司 | Operation method and receiver device |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4694416A (en) * | 1985-02-25 | 1987-09-15 | General Electric Company | VLSI programmable digital signal processor |
US4967340A (en) * | 1985-06-12 | 1990-10-30 | E-Systems, Inc. | Adaptive processing system having an array of individually configurable processing components |
US5475794A (en) * | 1989-12-16 | 1995-12-12 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor neural network and operating method thereof |
WO1997049042A1 (en) * | 1996-06-21 | 1997-12-24 | Organic Systems, Inc. | Dynamically reconfigurable hardware system for real-time control of processes |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4140921A (en) * | 1977-08-31 | 1979-02-20 | International Business Machines Corporation | Generalized performance power optimized PLA circuits |
US4542508A (en) * | 1983-11-21 | 1985-09-17 | Aerojet-General Corporation | Amenable logic gate and method of testing |
US4937770A (en) * | 1986-02-07 | 1990-06-26 | Teradyne, Inc. | Simulation system |
KR900006464B1 (en) * | 1987-05-23 | 1990-08-31 | 삼성전자 주식회사 | Synchronizing signal deviding integrated circuit |
JPH0498902A (en) * | 1990-08-17 | 1992-03-31 | Toshiba Corp | Equalizer |
JPH0435213A (en) * | 1990-05-28 | 1992-02-06 | Hitachi Ltd | Filter circuit |
US5455724A (en) * | 1992-03-31 | 1995-10-03 | Fujitsu Limited | Method of compensating offtrack in disk unit |
US5450608A (en) * | 1993-04-15 | 1995-09-12 | Intel Corporation | Programmable logic having selectable output states for initialization and resets asynchronously using control bit associated with each product term |
US5487023A (en) * | 1994-02-14 | 1996-01-23 | Tektronix, Inc. | Repeatable finite and infinite impulse response integrated circuit structure |
JP3037582B2 (en) * | 1995-04-12 | 2000-04-24 | シャープ株式会社 | Digital data buffering device |
JPH1011966A (en) * | 1996-06-27 | 1998-01-16 | Mitsubishi Electric Corp | Synchronous semiconductor memory device and synchronous memory module |
DE69627350D1 (en) * | 1996-11-27 | 2003-05-15 | St Microelectronics Srl | Method and device for generating an address transition synchronization signal (ATD) |
US5877718A (en) * | 1997-03-24 | 1999-03-02 | International Business Machines Corporation | Differential analog-to-digital converter with low power consumption |
US5912572A (en) * | 1997-03-28 | 1999-06-15 | Cypress Semiconductor Corp. | Synchronizing clock pulse generator for logic derived clock signals with synchronous clock suspension capability for a programmable device |
-
1998
- 1998-02-05 US US09/019,134 patent/US6094726A/en not_active Expired - Fee Related
-
1999
- 1999-02-05 JP JP2000530868A patent/JP2002503003A/en active Pending
- 1999-02-05 WO PCT/US1999/002959 patent/WO1999040522A2/en not_active Application Discontinuation
- 1999-02-05 EP EP99906921A patent/EP1051679A2/en not_active Withdrawn
- 1999-02-05 KR KR1020007008453A patent/KR20010040584A/en not_active Application Discontinuation
- 1999-02-06 TW TW088101865A patent/TW448662B/en not_active IP Right Cessation
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4694416A (en) * | 1985-02-25 | 1987-09-15 | General Electric Company | VLSI programmable digital signal processor |
US4967340A (en) * | 1985-06-12 | 1990-10-30 | E-Systems, Inc. | Adaptive processing system having an array of individually configurable processing components |
US5475794A (en) * | 1989-12-16 | 1995-12-12 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor neural network and operating method thereof |
WO1997049042A1 (en) * | 1996-06-21 | 1997-12-24 | Organic Systems, Inc. | Dynamically reconfigurable hardware system for real-time control of processes |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
USRE44365E1 (en) | 1997-02-08 | 2013-07-09 | Martin Vorbach | Method of self-synchronization of configurable elements of a programmable module |
USRE44383E1 (en) | 1997-02-08 | 2013-07-16 | Martin Vorbach | Method of self-synchronization of configurable elements of a programmable module |
USRE45109E1 (en) | 1997-02-08 | 2014-09-02 | Pact Xpp Technologies Ag | Method of self-synchronization of configurable elements of a programmable module |
USRE45223E1 (en) | 1997-02-08 | 2014-10-28 | Pact Xpp Technologies Ag | Method of self-synchronization of configurable elements of a programmable module |
US8869121B2 (en) | 2001-08-16 | 2014-10-21 | Pact Xpp Technologies Ag | Method for the translation of programs for reconfigurable architectures |
US8914590B2 (en) | 2002-08-07 | 2014-12-16 | Pact Xpp Technologies Ag | Data processing method and device |
Also Published As
Publication number | Publication date |
---|---|
EP1051679A2 (en) | 2000-11-15 |
KR20010040584A (en) | 2001-05-15 |
WO1999040522A2 (en) | 1999-08-12 |
US6094726A (en) | 2000-07-25 |
JP2002503003A (en) | 2002-01-29 |
TW448662B (en) | 2001-08-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO1999040522A3 (en) | Digital signal processor using a reconfigurable array of macrocells | |
WO2003060662A3 (en) | A reconfigurable digital processing system for space | |
WO2002095598A3 (en) | Programmable logic device including programmable interface core and central processing unit | |
WO1999062211A3 (en) | Apparatus and method for processing signals selected from multiple data streams | |
WO2001061525A3 (en) | Reconfigurable logic for a computer | |
HK1027444A1 (en) | Methods and apparatus for blind signal separation | |
WO1999008387A3 (en) | A serial to parallel converter for a digital audio workstation | |
KR950033896A (en) | Reconfigurable Process Stage | |
EP0973099A3 (en) | Parallel data processor | |
CA2461540A1 (en) | A reconfigurable integrated circuit with a scalable architecture | |
JPS595349A (en) | Adder | |
TW346590B (en) | Data processing system having a multi-function scalable parallel input/output port | |
AU7806500A (en) | Neural network component | |
DE3677752D1 (en) | MODULE MANUFACTURED IN INTEGRATED TECHNOLOGY FOR THE CREATION OF INTEGRATED CIRCUITS. | |
NL191426B (en) | CMOS input buffer stage. | |
EP1074991A3 (en) | Semiconductor memory device | |
WO2004021356A3 (en) | Reconfigurable electronic device having interconnected data storage devices | |
US7340585B1 (en) | Method and system for fast linked processor in a system on a chip (SoC) | |
JPS5578323A (en) | Data transfer system | |
WO2005029347A3 (en) | Integrated circuit with a plurality of communicating digital signal processors | |
WO2003079550A3 (en) | Implementation of wide multiplexers in reconfigurable logic | |
DE59801409D1 (en) | DEVICE FOR HIERARCHICALLY CONNECTING A NUMBER OF FUNCTIONAL UNITS IN A PROCESSOR | |
DE69733442D1 (en) | Digital audio signal processor with a small input buffer | |
JPS60244111A (en) | Digital filter circuit | |
EP0584402A1 (en) | Circuit calculating the maximum value |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): JP KR |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
AK | Designated states |
Kind code of ref document: A3 Designated state(s): JP KR |
|
AL | Designated countries for regional patents |
Kind code of ref document: A3 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
WWE | Wipo information: entry into national phase |
Ref document number: 1999906921 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020007008453 Country of ref document: KR |
|
ENP | Entry into the national phase |
Ref country code: JP Ref document number: 2000 530868 Kind code of ref document: A Format of ref document f/p: F |
|
WWP | Wipo information: published in national office |
Ref document number: 1999906921 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 1020007008453 Country of ref document: KR |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 1999906921 Country of ref document: EP |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 1020007008453 Country of ref document: KR |