WO1995015562A1 - A capacitorless dram device on silicon-on-insulator substrate - Google Patents
A capacitorless dram device on silicon-on-insulator substrate Download PDFInfo
- Publication number
- WO1995015562A1 WO1995015562A1 PCT/US1994/013830 US9413830W WO9515562A1 WO 1995015562 A1 WO1995015562 A1 WO 1995015562A1 US 9413830 W US9413830 W US 9413830W WO 9515562 A1 WO9515562 A1 WO 9515562A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- region
- bit line
- storage node
- insulating layer
- abutting
- Prior art date
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 27
- 239000012212 insulator Substances 0.000 title abstract description 10
- 238000003860 storage Methods 0.000 claims abstract description 42
- 239000004065 semiconductor Substances 0.000 claims abstract description 35
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 10
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 10
- 239000010703 silicon Substances 0.000 claims abstract description 10
- 230000015654 memory Effects 0.000 claims description 26
- 239000002019 doping agent Substances 0.000 claims 8
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims 3
- 229910052814 silicon oxide Inorganic materials 0.000 claims 3
- 230000001419 dependent effect Effects 0.000 claims 1
- 238000007667 floating Methods 0.000 description 17
- 238000010586 diagram Methods 0.000 description 11
- 239000002184 metal Substances 0.000 description 9
- 239000003990 capacitor Substances 0.000 description 8
- 238000005516 engineering process Methods 0.000 description 8
- 238000004519 manufacturing process Methods 0.000 description 8
- 238000009825 accumulation Methods 0.000 description 7
- 230000008878 coupling Effects 0.000 description 6
- 238000010168 coupling process Methods 0.000 description 6
- 238000005859 coupling reaction Methods 0.000 description 6
- 230000004888 barrier function Effects 0.000 description 5
- 230000001066 destructive effect Effects 0.000 description 5
- 238000000034 method Methods 0.000 description 5
- 230000008569 process Effects 0.000 description 5
- 230000006870 function Effects 0.000 description 3
- 238000010926 purge Methods 0.000 description 3
- LBDSXVIYZYSRII-IGMARMGPSA-N alpha-particle Chemical compound [4He+2] LBDSXVIYZYSRII-IGMARMGPSA-N 0.000 description 2
- 238000005452 bending Methods 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 238000011161 development Methods 0.000 description 2
- 230000036039 immunity Effects 0.000 description 2
- 230000007246 mechanism Effects 0.000 description 2
- 241001133184 Colletotrichum agaves Species 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 238000005036 potential barrier Methods 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 229910052594 sapphire Chemical group 0.000 description 1
- 239000010980 sapphire Chemical group 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
- 239000007858 starting material Substances 0.000 description 1
- 230000001052 transient effect Effects 0.000 description 1
- 230000005641 tunneling Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/403—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration common to a multiplicity of memory cells, i.e. external refresh
- G11C11/405—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration common to a multiplicity of memory cells, i.e. external refresh with three charge-transfer gates, e.g. MOS transistors, per cell
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/005—Circuit means for protection against loss of information of semiconductor storage devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7841—Field effect transistors with field effect produced by an insulated gate with floating body, e.g. programmable transistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/20—DRAM devices comprising floating-body transistors, e.g. floating-body cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C2211/401—Indexing scheme relating to cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C2211/4016—Memory devices with silicon-on-insulator cells
Definitions
- This invention relates generally to semiconductor devices, and more particularly the invention relates to dynamic random access memories (DRAM) and cell structures.
- DRAM dynamic random access memories
- DRAM Dynamic random access memory
- DRAM cell contains one transistor for controlling READ WRITE operations and one capacitor for charge storage.
- the transistor uses the smallest feature size transistor available thus drives the front-end technology such as lithography, transistor scaling and isolation.
- the technology developed for DRAM can later be used for fabricating other semiconductor products.
- C s 30fF is not likely to be lessened if the principles of the cell operation, the charge-sharing between the storage capacitor and the READ (bit line) capacitor (i.e., the single-event upset READ scheme), remain unchanged, and will only become more stringent for gigabits DRAM technology.
- gain cell has been proposed to alleviate the dependence on large cell capacitance.
- Many gain cells proposed use an additional transistor (e.g., JFET Complementary MOS , or BJT ) to amplify the charge stored in a smaller capacitor whose size is lowerbou ⁇ ded by soft-error consideration ( ⁇ 10fF).
- BJT soft-error consideration
- gain cells either take larger cell layout area or involve complicated fabrication process, both of which increase development and manufacturing costs.
- Another category of gain cells use the concept of "dynamic threshold .” These gain cells do not need large storage capacitors, however, gain cells based on the dynamic threshold operation are sensitive to the processing condition and maybe difficult to manufacture.
- This invention provides a capacitorless DRAM device on silicon-o ⁇ -insulator substrate with large read current, good immunity to ⁇ -particle-induced single-even-upset, and simple fabrication process.
- the size of the capacitorless DRAM device is that of a single transistor, which makes it very attractive for ultra high density memory applications.
- SOI substrate not only avoids many problems that make prior art devices impossible or impractical but also greatly simplifies the fabrication process. Since the capacitorless DRAM device employs die operation concept similar to dynamic threshold devices , die large capacitor is not needed.
- the charge is stored in the front surface of the thin silicon film of silicon-on-insulator substrate.
- the stored charge modulate the function of the read transistor (e.g. the threshold voltage of a MOSFET).
- the amount of charge read in the capacitorless DRAM cell can easily exceed the amount of charge read in ordinary DRAM cell (-lOOfC).
- FIG. 1A is a cross section view of a capacitorless DRAM cell in accordance with one embodiment of the invention
- FIG. IB is a schematic diagram of the DRAM cell.
- FIG. 2 is an energy band diagram of the DRAM cell in a "0" storage state.
- FIG. 3 is an energy band diagram of the DRAM cell during a write operation.
- FIG. 4 is an energy band diagram of the DRAM cell with a "1" stored therein.
- FIG. 5 is an energy band diagram of the DRAM cell during a read operation.
- FIG. 6 is an energy band diagram where the DRAM cell is purged.
- FIG. 7 illustrates transient RBL current of the DRAM cell during read/write cycles.
- FIG. 8 illustrates read (RBL) current as a function of read (WL) voltage with and without stored electrons.
- FIG. 9 is a plan view of an array of DRAM cells in accordance with an embodiment of the invention.
- FIG. 10 is a schematic diagram of the array of DRAM cells of FIG. 9.
- FIG. 11 is a schematic diagram of an alternative embodiment of the array of DRAM cells of FIG. 9.
- FIG. 12 is a plan view of an array of DRAM cells in accordance with another embodiment of the invention.
- FIG. 13 is a cross section view of the DRAM device array of FIG. 12 taken along a bit line, BL.
- FIG. 14 is a schematic diagram of the DRAM device array of FIG. 12.
- FIG. 1 A the cross-sectional view of the capacitorless DRAM device, it has a word line (WL) formed by the gate 10 formed on gate insulator 11, an n++ write bit line (WBL) 12, a p+ read bit line (RBL) 14, and a p+ buried word line (BWL) 16.
- the device is formed in a semiconductor layer 18 on a first insulating layer 20 which insulates the device from the supporting substrate 22.
- the substrate and insulating layer can be integral and in a conventional silicon or sapphire structure. This device can also be realized by using the opposite conductivity type semiconductor in each region of FIG. 1.
- the write transistor is composed of WBL, BWL, the floating body, and the gate.
- the read transistor is composed of the RBL, the floating body, storage node 24, the BWL, and the gate (FIG. IB). They are integrated together within one compact structure. Compared to ordinary DRAM cells, the fabrication process is simpler. Though the cross sectional view of the present invention looks similar to the device taught in U.S. Patent 4,395,723, they are different in important ways.
- node BWL that resembles the floating storage nodes 102 in FIG. 1 A, 202 in FIG. 2A, 302 in FIG. 3A and 402 in FIG. 4A of U.S. Patent 4,395,723 is not the storage node. It is electrically connected to the peripheral circuit.
- the storage node is the floating body that resembles nodes 104 in FIG.
- the transistor that provides the read current (e.g. 120 to 106 in FIG. 1A, 220 to 206 in FIG. 2A, 320 to 306 in FIG. 3A, and 420 to 406 in FIG. 4A in US. Patent 4,395,723) are vertical transistors (the source is situated below the drain) requiring the current to flow through the lightly doped, high-resistivity, region. This added resistance significantly reduces the available current in comparison with the conventional lateral transistors.
- the bit line of the memory (120 in FIG. 1A, 220 in FIG. 2A, 320 in FIG. 3A, and 420 in FIG. 4A in US.
- Patent 4,395,723 has large junction capacitance (C, in FIG. 1A and similarly in FIGs. 2A, 3A, and 4A in US. Patent 4,395,723) which further reduces the speed performance.
- a third shortcoming is the difficulty of routing the required negative voltages (Table 1 in US. Patent 4,395,723). Without silicon-on- insulator this would imply the use of a triple-well technology to isolate the devices carrying the negative voltage, resulting in more complex circuit design, larger chip size, lower performance, and higher cost. Finally ⁇ -particle induce si ⁇ gle-event-upset is a problem because of the large storage node junction.
- the storage region is not formed on the substrate, but is the starting material itself.
- the present invention solves all these problems through the use of silicon-on-insulator substrate.
- the devices carry negative voltages can be isolated (by oxide, not by pn junctions) from those carrying positive voltages without special precautions.
- the immunity to ⁇ -particle- induced single-event-upset is improved because die junction area is reduced and the path from the charge generated by the ⁇ -pa ⁇ icle to the storage node is cut off.
- normal lateral transistors with low resistivity source and drain are used for read and write, the magnitude of the read current will not be degraded.
- the read bit line capacitance is smaller because it is connected to the junction capacitance on the lightly-doped substrate (between RBL and the floating body). Large read current and small bit line capacitance are important factors in determining DRAM performance.
- the memory device is operated according to Table 1:
- the memory states " 0" and “ 1" are distinguished by the amount of maj ority carriers inj ected from WBL into the storage node ( accumulation mode operation) , which is funda ⁇ mentally different from the device proposed in U. S . Patent 4,395,723 in which the memory states of "0" and “1” are distinguished by the depletion of majority carrier out of the storage node (depletion mode operation).
- die biasing voltages are: WL 1.8 V, RBL and WBL 0.6 V, and BWL 0 V.
- the positive WL voltage tends to accumulate the floating body. Since there is no electron supply to form the accumulation layer, a potential well is formed in the floating body
- FIG. 2 In writing the capacitorless DRAM cell. WL voltage increases to 3 V. WBL is biased at 0.6 V for writing a "1" and at 1.8 V ( “ larger than 1.2 V will be enough) for writing a "0.” With WL voltage at 3 V and WBL voltage at 0.6 V for writing a "1", the write NMOSFET is turned and electrons inject from WBL into the storage node to supply the accumulation layer at the front surface of the floating body until the potential well is "filled,” that is, fermi levels of the WBL and of the front surface of the floating body are aligned (FIG. 3). The write time takes less than a few nano seconds. For writing a "0" WBL is biased at 1.8 V, electrons will be blocked by the barrier and the potential well remains empty (FIG. 3). After writing the capacitorless DRAM device, WL returns to the holding voltage 1.8 V (FIG. 2 and 4).
- the write mechanism of the capacitorless DRAM device is not limited to the MOSFET operaticn as described in the example. Punchthrough and tunneling are also possible mechanisms that can be used for the write operation.
- BWL voltages can also be used for write operations if BWLs are not common to the whole array but are laid out along the WL directions. In fact it is advantageous of using both WL and BWL for the write operation because less WL voltage such as 2.5 V is needed if BWL is biased at to 0.6 V during write.
- WL is biased to 0.6V.
- the potential of the storage node is capacitively coupled to the WL voltage thus the hole barrier is reduced. If the capacitorless DRAM device is in state "1" with electrons in the front surface accumulation layer of the storage node, die read transistor will turn on when WL is 0.6 V and a large hole current will flow from RBL to BWL to generate a signal to be detected at RBL. If the capacitorless DRAM device is in state "0" with no electron in the front channel of the floating body, die read transistor will not turn on when WL is 0.6 V and there is no current flow from RBL to BL (FIG. 5).
- the operation of the read transistor can function either like a MOSFET or a BJT, depending on die device design.
- die read transistor behaves more like an MOSFET and die read operation is non ⁇ destructive because die potential barrier for electrons residing in the front surface accumulation layer remains high even the hole barrier at die back surface is low.
- the voltage coupling from WL to the floating body is weak as in die case the film is non-fully-depleted that die band-bending of die silicon film is small, part of the floating body will be quasi-neutral and die read transistor behaves like a BJT.
- the read operation is destructive because die electron barrier in the front surface accumulation layer is low when die hole barrier is low. In this case the holes are not necessarily flowing through the back surface of the silicon- on-insulator film from RBL to BWL.
- die capacitorless DRAM device has to be in state "0" before it can be written again.
- One way to achieve diis is to employ destructive read, tiien the capacitorless DRAM device is ready for writing after read. If die read operation is non-destructive, an optional purge operation can be employed. Purge can be done by applying 0 or negative voltage to WL to expel the electrons out of the potential well. Increasing BL voltage can also help the efficiency of purging the cell and avoid heavy tum- o ⁇ of the read transistor (FIG. 6).
- the memory operation of the capacitorless DRAM device in the first embodiment is demonstrated in FIG. 7 and 8 by die numerical simulations.
- the capacitorless DRAM cell can be operated in the depletion mode according to Table 2:
- the mode of operation is similar to the prior art device in US. Patent 4,395,723 but the storage node is different.
- WL is biased at 0 V.
- WL is biased at 3 V to turn on the write NMOSFET so that the floating body is charged to 2 V to increase the threshold voltage of the read PMOSFET.
- a "1" WBL is biased at 0 V and WL is biased at 3 V so that the floating body is charged to 0 V.
- WL is biased at -1.5 v and RBL is biased at -1 V.
- the "0" and "1" states are thus distinguished with different direshold voltage of the read transistor.
- the read operation is non-destructive.
- This embodiment requires the voltage coupling from WL to BWL to be stronger than the voltage coupling from WL to the floating body.
- BWL usually has a higher doping concentration therefore a weaker voltage coupling from WL.
- One way to increase voltage coupling from WL to BWL is to use thinner oxide in the region between WL and BWL.
- die capacitorless DRAM device described above can be put into a two-dimensional contactless array shown in FIG. 9.
- the schematic diagram is shown in FIG. 10. If BWLs are grounded at all times tiiey can be contacted through metal or polysilicide interconnect parallel to WL once every several rows.
- using two metal lines per memory array column one for RBL and one for WBL is desirable so that die RBL has low capacitance.
- WBL can be a high impedance node, and vise versa.
- the concept of "alternative metal scheme" can possibly be employed by sharing
- RBL and WBL widi one metal with switching transistors to achieve one metal line per bit. For example, before the write cycle starts, BWL is charged to 0V dirough select transistor S 2 and die metal line. Then S2 is turned off and S, is turned on so that metal line is connected to WBL to perform write. The read cycle can be done similarly.
- FIG. 12, 13, and 14 are die array layout, the array cross section along BLs, and die array schematic diagram.
- the operating voltages of this embodiment is listed in Table 3 :
- WL2 Since two neighboring WLs (WL1 and WL2 in FIG. 12 and 14) are sharing with one BWL, when WL1 in FIG. 12 is selected, WL2 has to be biased at 1.5 V to avoid data disturbance.
- the price paid for using one bit line for both RBL and WBL is that the read and write operations can not be optimized separately, and the bit line voltage swing is limited to about 0.6 V to avoid disturbing the data in memory devices in unselected rows.
Abstract
A DRAM device has a first semiconductor region (18) of one conductivity on the silicon film of a silicon-on-insulator substrate (22). A second (16) and a third (14) semiconductor region of the opposite conductivity are formed in the first semiconductor region (18). A fourth semiconductor region (12) of the same conductivity type as the first semiconductor region (18) is formed within the second semiconductor region (16) with higher doping concentration. A insulating layer (11) is formed on the semiconductor surface. On top of the insulating layer (11), a gate electrode (10) is formed and is at least partially overlapped with the first (18), the second (16), the third (14), and the fourth (12) semiconductor region. A storage node (24) is formed in the first semiconductor region (18) between the second (16) and the third (14) semiconductor region where the information is stored. The amount of charge stored in the storage node (24) is controlled by a first transistor including the fourth semiconductor region (12), the second semiconductor region (16), the storage node (24), and the gate electrode (10).
Description
A CAPACITORLESS DRAM DEVICE ON SILICON-ON-INSULATOR SUBSTRATE
BACKGROUND OF THE INVENTION
This invention relates generally to semiconductor devices, and more particularly the invention relates to dynamic random access memories (DRAM) and cell structures.
Dynamic random access memory (DRAM) is a major semiconductor product arid has been the "technology driver" for the semiconductor industry. The commercial success of DRAM results from the smallness of the memory cell unit, which makes high storage density and low cost possible. DRAM cell contains one transistor for controlling READ WRITE operations and one capacitor for charge storage. The transistor uses the smallest feature size transistor available thus drives the front-end technology such as lithography, transistor scaling and isolation. The technology developed for DRAM can later be used for fabricating other semiconductor products.
However the challenge of DRAM technology of 64 megabits and beyond has been more on how to build a large capacitor in a small area rather than on transistor scaling. The storage capacitor needs about 30fF to provide enough sigπal-to-noise ratio. Novel dielectric-constant material or novel memory cell structure become the main focuses for current DRAM technology . Besides the fact that the fabrication process of 64 megabits DRAM and beyond is becoming more and more difficult, the development and manufacturing cost is increasing tremendously yet the technology developed for DRAM is not exteπdible to other semiconductor products. The limit of Cs=30fF is not likely to be lessened if the principles of the cell operation, the charge-sharing between the storage capacitor and the READ (bit line) capacitor (i.e., the single-event upset READ scheme), remain unchanged, and will only become more stringent for gigabits DRAM technology.
The concept of "gain cell" has been proposed to alleviate the dependence on large cell capacitance. Many gain cells proposed use an additional transistor (e.g., JFET Complementary MOS , or BJT ) to amplify the charge stored in a smaller capacitor whose size is lowerbouπded by soft-error consideration
(~10fF). However these gain cells either take larger cell layout area or involve complicated fabrication process, both of which increase development and manufacturing costs. Another category of gain cells use the concept of "dynamic threshold ." These gain cells do not need large storage capacitors, however, gain cells based on the dynamic threshold operation are sensitive to the processing condition and maybe difficult to manufacture.
SUMMARY OF THE INVENTION
This invention provides a capacitorless DRAM device on silicon-oπ-insulator substrate with large read current, good immunity to α-particle-induced single-even-upset, and simple fabrication process. The size of the capacitorless DRAM device is that of a single transistor, which makes it very attractive for ultra high density memory applications. Using SOI substrate not only avoids many problems that make prior art devices impossible or impractical but also greatly simplifies the fabrication process. Since the capacitorless DRAM device employs die operation concept similar to dynamic threshold devices , die large capacitor is not needed. In the capacitorless DRAM the charge is stored in the front surface of the thin silicon film of silicon-on-insulator substrate. The stored charge modulate the function of the read transistor (e.g. the threshold voltage of a MOSFET). The amount of charge read in the capacitorless DRAM cell can easily exceed the amount of charge read in ordinary DRAM cell (-lOOfC).
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1A is a cross section view of a capacitorless DRAM cell in accordance with one embodiment of the invention, and FIG. IB is a schematic diagram of the DRAM cell.
FIG. 2 is an energy band diagram of the DRAM cell in a "0" storage state.
FIG. 3 is an energy band diagram of the DRAM cell during a write operation.
FIG. 4 is an energy band diagram of the DRAM cell with a "1" stored therein.
FIG. 5 is an energy band diagram of the DRAM cell during a read operation.
FIG. 6 is an energy band diagram where the DRAM cell is purged.
FIG. 7 illustrates transient RBL current of the DRAM cell during read/write cycles.
FIG. 8 illustrates read (RBL) current as a function of read (WL) voltage with and without stored electrons.
FIG. 9 is a plan view of an array of DRAM cells in accordance with an embodiment of the invention.
FIG. 10 is a schematic diagram of the array of DRAM cells of FIG. 9.
FIG. 11 is a schematic diagram of an alternative embodiment of the array of DRAM cells of FIG. 9.
FIG. 12 is a plan view of an array of DRAM cells in accordance with another embodiment of the invention.
FIG. 13 is a cross section view of the DRAM device array of FIG. 12 taken along a bit line, BL.
FIG. 14 is a schematic diagram of the DRAM device array of FIG. 12.
DETAILED DESCRIPTION OF THE ILLUSTRATIVE EMBODIMENT
In FIG. 1 A the cross-sectional view of the capacitorless DRAM device, it has a word line (WL) formed by the gate 10 formed on gate insulator 11, an n++ write bit line (WBL) 12, a p+ read bit line (RBL) 14, and a p+ buried word line (BWL) 16. The device is formed in a semiconductor layer 18 on a first insulating layer 20 which insulates the device from the supporting substrate 22. The substrate and insulating layer can be integral and in a conventional silicon or sapphire structure. This device can also be realized by using the opposite conductivity type semiconductor in each region of FIG. 1. The write transistor is composed of WBL, BWL, the floating body, and the gate. The read transistor is composed of the RBL, the floating body, storage node 24, the BWL, and the gate (FIG. IB). They are integrated together within one compact structure. Compared to ordinary DRAM cells, the fabrication process is simpler. Though the cross sectional view of the present invention looks similar to the device taught in U.S. Patent 4,395,723, they are different in important ways. In the present invention, node BWL that resembles the floating storage nodes 102 in FIG. 1 A, 202 in FIG. 2A, 302 in FIG. 3A and 402 in FIG. 4A of U.S. Patent
4,395,723 is not the storage node. It is electrically connected to the peripheral circuit. In the present invention the storage node is the floating body that resembles nodes 104 in FIG. 1A, 204 in FIG. 2A, 304 in FIG. 3A, and 404 in FIG. 4A, which in US Patent 4,395,723 are biased at ground or Vcc. For the device taught in US Patent 4,395,723 the storage node is built on the substrate a region of the opposite conductivity type semiconductor. Therefore the substrate needs low doping concentration which results in high resistivity (104 in FIG. 1 A, 204 in FIG. 2A, 304 in FIG. 3 A, and 404 in FIG. 4A in US Patent 4,395,723), and the storage node needs high doping concentration which results in high junction capacitance (C, in FIG. 1A and similarly in FIGs. 2A, 3A, and 4A in US Patent 4,395,723). These are significant shortcomings which make the device taught in US. Patent 4,395,723 impractical. The transistor that provides the read current (e.g. 120 to 106 in FIG. 1A, 220 to 206 in FIG. 2A, 320 to 306 in FIG. 3A, and 420 to 406 in FIG. 4A in US. Patent 4,395,723) are vertical transistors (the source is situated below the drain) requiring the current to flow through the lightly doped, high-resistivity, region. This added resistance significantly reduces the available current in comparison with the conventional lateral transistors. In addition, the bit line of the memory (120 in FIG. 1A, 220 in FIG. 2A, 320 in FIG. 3A, and 420 in FIG. 4A in US. Patent 4,395,723) has large junction capacitance (C, in FIG. 1A and similarly in FIGs. 2A, 3A, and 4A in US. Patent 4,395,723) which further reduces the speed performance. A third shortcoming is the difficulty of routing the required negative voltages (Table 1 in US. Patent 4,395,723). Without silicon-on- insulator this would imply the use of a triple-well technology to isolate the devices carrying the negative voltage, resulting in more complex circuit design, larger chip size, lower performance, and higher cost. Finally α-particle induce siπgle-event-upset is a problem because of the large storage node junction.
In the present invention the storage region is not formed on the substrate, but is the starting material itself. The present invention solves all these problems through the use of silicon-on-insulator substrate. On a silicon-on-insulator substrate the devices carry negative voltages can be isolated (by oxide, not by pn junctions) from those carrying positive voltages without special precautions. The immunity to α-particle- induced single-event-upset is improved because die junction area is reduced and the path from the charge generated by the α-paπicle to the storage node is cut off. Furthermore, normal lateral transistors with low resistivity source and drain are used for read and write, the magnitude of the read current will not be degraded. Also the read bit line capacitance is smaller because it is connected to the junction capacitance on
the lightly-doped substrate (between RBL and the floating body). Large read current and small bit line capacitance are important factors in determining DRAM performance.
In the first embodiment, the memory device is operated according to Table 1:
TABLE. 1 An example of the operating voltages of the capacitorless DRAM device of accumulation mode.
The memory states " 0" and " 1" are distinguished by the amount of maj ority carriers inj ected from WBL into the storage node ( accumulation mode operation) , which is funda¬ mentally different from the device proposed in U. S . Patent 4,395,723 in which the memory states of "0" and "1" are distinguished by the depletion of majority carrier out of the storage node (depletion mode operation). In this embodiment, when the capacitorless DRAM device is not performing read and write, i.e., in the holding state, die biasing voltages are: WL 1.8 V, RBL and WBL 0.6 V, and BWL 0 V. The positive WL voltage tends to accumulate the floating body. Since there is no electron supply to form the accumulation layer, a potential well is formed in the floating body
(FIG. 2). In writing the capacitorless DRAM cell. WL voltage increases to 3 V. WBL is biased at 0.6 V for
writing a "1" and at 1.8 V ("larger than 1.2 V will be enough) for writing a "0." With WL voltage at 3 V and WBL voltage at 0.6 V for writing a "1", the write NMOSFET is turned and electrons inject from WBL into the storage node to supply the accumulation layer at the front surface of the floating body until the potential well is "filled," that is, fermi levels of the WBL and of the front surface of the floating body are aligned (FIG. 3). The write time takes less than a few nano seconds. For writing a "0" WBL is biased at 1.8 V, electrons will be blocked by the barrier and the potential well remains empty (FIG. 3). After writing the capacitorless DRAM device, WL returns to the holding voltage 1.8 V (FIG. 2 and 4).
The write mechanism of the capacitorless DRAM device is not limited to the MOSFET operaticn as described in the example. Punchthrough and tunneling are also possible mechanisms that can be used for the write operation. For some capacitorless DRAM device array layout BWL voltages can also be used for write operations if BWLs are not common to the whole array but are laid out along the WL directions. In fact it is advantageous of using both WL and BWL for the write operation because less WL voltage such as 2.5 V is needed if BWL is biased at to 0.6 V during write.
For die read operation, WL is biased to 0.6V. The potential of the storage node is capacitively coupled to the WL voltage thus the hole barrier is reduced. If the capacitorless DRAM device is in state "1" with electrons in the front surface accumulation layer of the storage node, die read transistor will turn on when WL is 0.6 V and a large hole current will flow from RBL to BWL to generate a signal to be detected at RBL. If the capacitorless DRAM device is in state "0" with no electron in the front channel of the floating body, die read transistor will not turn on when WL is 0.6 V and there is no current flow from RBL to BL (FIG. 5). The operation of the read transistor can function either like a MOSFET or a BJT, depending on die device design. For example, when WL is biased at the read voltage, if the voltage coupling from WL to die floating body is strong such as in the case that the film is fully-depleted and that die band-bending of die floating body is large, die read transistor behaves more like an MOSFET and die read operation is non¬ destructive because die potential barrier for electrons residing in the front surface accumulation layer remains high even the hole barrier at die back surface is low. If the voltage coupling from WL to the floating body is weak as in die case the film is non-fully-depleted that die band-bending of die silicon film is small, part of the floating body will be quasi-neutral and die read transistor behaves like a BJT. The read
operation is destructive because die electron barrier in the front surface accumulation layer is low when die hole barrier is low. In this case the holes are not necessarily flowing through the back surface of the silicon- on-insulator film from RBL to BWL.
In tiiis embodiment, die capacitorless DRAM device has to be in state "0" before it can be written again. One way to achieve diis is to employ destructive read, tiien the capacitorless DRAM device is ready for writing after read. If die read operation is non-destructive, an optional purge operation can be employed. Purge can be done by applying 0 or negative voltage to WL to expel the electrons out of the potential well. Increasing BL voltage can also help the efficiency of purging the cell and avoid heavy tum- oπ of the read transistor (FIG. 6). The memory operation of the capacitorless DRAM device in the first embodiment is demonstrated in FIG. 7 and 8 by die numerical simulations.
In the second embodiment, the capacitorless DRAM cell can be operated in the depletion mode according to Table 2:
TABLE. 2 An example of the operating voltages of the capacitorless DRAM device of depletion mode.
For this embodiment the mode of operation is similar to the prior art device in US. Patent 4,395,723 but the storage node is different. In the holding state WL is biased at 0 V. In writing "0" WBL is biased at 2 V and WL is biased at 3 V to turn on the write NMOSFET so that the floating body is charged to 2 V to increase the threshold voltage of the read PMOSFET. In writing a "1" WBL is biased at 0 V and WL is biased at 3 V so that the floating body is charged to 0 V. For reading, WL is biased at -1.5 v
and RBL is biased at -1 V. The "0" and "1" states are thus distinguished with different direshold voltage of the read transistor. The read operation is non-destructive. This embodiment requires the voltage coupling from WL to BWL to be stronger than the voltage coupling from WL to the floating body. However BWL usually has a higher doping concentration therefore a weaker voltage coupling from WL. One way to increase voltage coupling from WL to BWL is to use thinner oxide in the region between WL and BWL.
In the embodiment of die memory array architecture, die capacitorless DRAM device described above can be put into a two-dimensional contactless array shown in FIG. 9. The schematic diagram is shown in FIG. 10. If BWLs are grounded at all times tiiey can be contacted through metal or polysilicide interconnect parallel to WL once every several rows. To fully explore the high speed performance of the capacitorless DRAM devices, using two metal lines per memory array column (one for RBL and one for WBL) is desirable so that die RBL has low capacitance. In considering the memory density however it is desirable to use one metal line per column. Since the read and write operations of the capacitorless DRAM device are quite independent, that is, during die read operation, WBL can be a high impedance node, and vise versa. The concept of "alternative metal scheme" can possibly be employed by sharing
RBL and WBL widi one metal with switching transistors to achieve one metal line per bit. For example, before the write cycle starts, BWL is charged to 0V dirough select transistor S2 and die metal line. Then S2 is turned off and S, is turned on so that metal line is connected to WBL to perform write. The read cycle can be done similarly.
An another embodiment which focuses on improving the array density of die capacitorless DRAM device is to use one metal bit line for both RBL and WBL. In this way the memory cell size can be reduced to Λ(F+a)2, where F is the minimum feature size and a is the alignment tolerance. For example, FIG. 12, 13, and 14 are die array layout, the array cross section along BLs, and die array schematic diagram. The operating voltages of this embodiment is listed in Table 3 :
Table 3 Operauπg voltages for the capacitorless DRAM device with 4( +a)2 unit cell size.
Since two neighboring WLs (WL1 and WL2 in FIG. 12 and 14) are sharing with one BWL, when WL1 in FIG. 12 is selected, WL2 has to be biased at 1.5 V to avoid data disturbance. The price paid for using one bit line for both RBL and WBL is that the read and write operations can not be optimized separately, and the bit line voltage swing is limited to about 0.6 V to avoid disturbing the data in memory devices in unselected rows.
While the invention has been described with reference to specific embodiments, the description is illustrative of the invention and is not to be construed as limiting the invention. Various modifications and applications may occur to those skilled in the art without departing from the true spirit and scope of the invention as defined by the appended claims.
SUBSTITUTE S-.H. H 26)
Claims
1. A capacitorless dynamic memory cell comprising a body including a support substrate, a first insulating layer on said substrate, and a semiconductor layer on said first insulating layer, said semiconductor layer having a surface, a storage node in said semiconductor layer abutting said surface, and electrically isolated from said substrate by said first insulating layer, said storage node having a net dopant concentration of a first conductivity type, a write bit line region abutting said surface and spaced from said storage node, said write bit line region having a net dopant concentration of said first conductivity type, a buried word line region abutting said surface and positioned between and abutting said storage node and said write bit line, said buried word line region having a net dopant concentration of a second conductivity type, a read bit line region abutting said surface and said storage node opposite from said buried work line region, said read bit line region having a net dopant concentration of said second conductivity type, a second insulating layer on said surface, and a gate electrode on said second insulating layer positioned over said storage node and said buried word line region, said gate electrode functioning with said write bit line region, said buried word line region, and said storage node as a write transistor, and said gate electrode functioning with said buried work line region, said storage node, and said read bit line region as a read transistor.
2. The memory cell as defined by claim 1 wherein said first conductivity type is n- type and said second conductivity type is p- type.
3. The memory cell as defined by claim 2 wherein electrons from said buried word line region flow into said storage node in writing into said cell and increasing conductance of said read transistor.
4. The memory cell as defined by claim 2 wherein said storage node is charged with a positive voltage from said write bit line region in writing into said cell and increasing threshold voltage of said read transistor.
5. The memory cell as defined by claim 4 wherein said body comprises a silicon substrate with said first insulating layer comprising silicon oxide and said semiconductor layer comprising silicon.
6. The memory cell as defined by claim 1 wherein said body comprises a silicon substrate with said first insulating layer comprising silicon oxide and said semiconductor layer comprising silicon.
7. A dynamic random access memory comprising an array of memory cells arranged in rows and columns, each memory cell comprising a body including a supporting substrate, a first insulating layer on said substrate, and a semiconductor layer on said first insulating layer, said semiconductor layer having a surface, a storage node in said semiconductor layer abutting said surface and electrically isolated from said substrate by said first insulating layer, said storage node having a net dopant concentration of a first conductivity type, a write bit line region abutting said surface and spaced from said storage node, said write bit line region having a net dopant concentration of said first conductivity type, a buried word line region abutting said surface and positioned between and abutting said storage node and said write bit line, said buried work line region having a net dopant concentration of a second conductivity type, a read bit line region abutting said surface and said storage node opposite from said buried work line region, said read bit line region having a net dopant concentration of said second conductivity type, a second insulating layer on said surface, and a gate electrode on said second insulating layer positioned over said storage node and said buried word line region, said gate electrode functioning with said write bit line region, said buried word line region, and said storage node as a write transistor, and said gate electrode functioning with said buried word line region, said storage node, and said read bit line region as a read transistor, wherein said body of each memory cell comprises a portion of a common substrate.
8. The dynamic random access memory as defined by claim 7 and including a conductive word line interconnecting all gate electrodes of cells along a row, and at least one conductive bit line interconnected to cells along a column.
9. The dynamic random access memory as defined by claim 8 and including switch means for selectively connecting said at least one conductive bit line to all write bit line regions in said column and to all read bit line regions in said column.
10. The dynamic random access memory as defined by claim 8 and including a write bit line connected to all write bit line regions in said column and a read bit line connected to all read bit line regions in said column.
11. A memory cell comprising a body including a supporting substrate, a first insulating layer on said substrate, and a semiconductor layer on said first insulating layer, said semiconductor layer having a surface, a first region of a first conductivity type in said semiconductor layer abutting said surface and electrically isolated from said substrate by said first insulating layer, a second region of said first conductivity type in said semiconductor layer abutting said surface and spaced from said first region, a third region of a second conductivity type in said semiconductor layer abutting said surface and positioned between and abutting said first region and said second region, a fourth region of said second conductivity type in said semiconductor layer abutting said surface and abutting said first region opposite from said third region, a second insulating layer on said surface, and a gate electrode on said second insulating layer positioned over said first region and said third region, said gate electrode functioning with said first region, said second region and said third region as a write transistor in writing electrical charge in said first region, and said gate electrode functioning with said first region, said third region, and said fourth region as a read transistor the conductance of which is dependent on electrical charge stored in said first region.
12. The memory cell as defined by claim 11 wherein said first conductivity type is n- type and said second conductivity type is p- type.
13. The memory cell as defined by claim 12 wherein said first region is charged with a positive voltage from said second region in writing into said cell and increasing threshold voltage of said read transistor.
14. The memory cell as defined by claim 12 wherein electrons from said third region flow into said first region in writing into said cell and increasing the conductance of said read transistor.
15. The memory cell as defined by claim 11 wherein said body comprises a silicon substrate with said first insulating layer comprising silicon oxide and said semiconductor layer comprising silicon.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE69429106T DE69429106T2 (en) | 1993-12-02 | 1994-12-01 | DRAM UNIT WITHOUT CAPACITY ON SILICON ON ISOLATOR SUBSTRATE |
JP7515771A JPH09509284A (en) | 1993-12-02 | 1994-12-01 | Capacitorless DRAM device on silicon-on-insulator substrate |
EP95904205A EP0731972B1 (en) | 1993-12-02 | 1994-12-01 | A capacitorless dram device on silicon-on-insulator substrate |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/161,734 | 1993-12-02 | ||
US08/161,734 US5448513A (en) | 1993-12-02 | 1993-12-02 | Capacitorless DRAM device on silicon-on-insulator substrate |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1995015562A1 true WO1995015562A1 (en) | 1995-06-08 |
Family
ID=22582486
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US1994/013830 WO1995015562A1 (en) | 1993-12-02 | 1994-12-01 | A capacitorless dram device on silicon-on-insulator substrate |
Country Status (5)
Country | Link |
---|---|
US (1) | US5448513A (en) |
EP (1) | EP0731972B1 (en) |
JP (1) | JPH09509284A (en) |
DE (1) | DE69429106T2 (en) |
WO (1) | WO1995015562A1 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6778424B2 (en) | 2001-02-19 | 2004-08-17 | Kabushiki Kaisha Toshiba | Semiconductor memory device and method of manufacturing the same |
US7081653B2 (en) | 2001-12-14 | 2006-07-25 | Kabushiki Kaisha Toshiba | Semiconductor memory device having mis-type transistors |
US7919800B2 (en) | 2007-02-26 | 2011-04-05 | Micron Technology, Inc. | Capacitor-less memory cells and cell arrays |
US8158471B2 (en) | 2005-06-08 | 2012-04-17 | Micron Technology, Inc. | Capacitorless DRAM on bulk silicon |
Families Citing this family (137)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH08125034A (en) * | 1993-12-03 | 1996-05-17 | Mitsubishi Electric Corp | Semiconductor memory |
KR100215866B1 (en) * | 1996-04-12 | 1999-08-16 | 구본준 | Dram of nothing capacitor and its fabrication method |
US5748547A (en) * | 1996-05-24 | 1998-05-05 | Shau; Jeng-Jye | High performance semiconductor memory devices having multiple dimension bit lines |
US5666306A (en) * | 1996-09-06 | 1997-09-09 | Micron Technology, Inc. | Multiplication of storage capacitance in memory cells by using the Miller effect |
US5732014A (en) * | 1997-02-20 | 1998-03-24 | Micron Technology, Inc. | Merged transistor structure for gain memory cell |
US5838870A (en) * | 1997-02-28 | 1998-11-17 | The United States Of America As Represented By The Secretary Of The Air Force | Nanometer-scale silicon-on-insulator photonic componets |
JPH11191596A (en) | 1997-04-02 | 1999-07-13 | Sony Corp | Semiconductor memory cell and its manufacture method |
US6160292A (en) * | 1997-04-23 | 2000-12-12 | International Business Machines Corporation | Circuit and methods to improve the operation of SOI devices |
US5784311A (en) * | 1997-06-13 | 1998-07-21 | International Business Machines Corporation | Two-device memory cell on SOI for merged logic and memory applications |
US5995410A (en) * | 1997-06-20 | 1999-11-30 | Micron Technology, Inc. | Multiplication of storage capacitance in memory cells by using the Miller effect |
US6021064A (en) * | 1998-02-04 | 2000-02-01 | Vlsi Technology, Inc. | Layout for data storage circuit using shared bit line and method therefor |
US6072713A (en) * | 1998-02-04 | 2000-06-06 | Vlsi Technology, Inc. | Data storage circuit using shared bit line and method therefor |
US6078058A (en) * | 1998-03-05 | 2000-06-20 | International Business Machine Corporation | SOI floating body charge monitor circuit and method |
US6172390B1 (en) * | 1998-03-25 | 2001-01-09 | Siemens Aktiengesellschaft | Semiconductor device with vertical transistor and buried word line |
US7002213B2 (en) * | 1999-04-08 | 2006-02-21 | Taiwan Semiconductor Mfg Corp. | Transistor and logic circuit on thin silicon-on-insulator wafers based on gate induced drain leakage currents |
US6281550B1 (en) * | 1999-04-08 | 2001-08-28 | Taiwan Semiconductor Manufacturing Corporation | Transistor and logic circuit of thin silicon-on-insulator wafers based on gate induced drain leakage currents |
TW461080B (en) * | 1999-04-26 | 2001-10-21 | Sony Corp | Semiconductor memory cell |
US6111778A (en) * | 1999-05-10 | 2000-08-29 | International Business Machines Corporation | Body contacted dynamic memory |
US6559470B2 (en) | 2000-06-22 | 2003-05-06 | Progressed Technologies, Inc. | Negative differential resistance field effect transistor (NDR-FET) and circuits using the same |
US6594193B2 (en) | 2000-06-22 | 2003-07-15 | Progressent Technologies, Inc. | Charge pump for negative differential resistance transistor |
US6724655B2 (en) * | 2000-06-22 | 2004-04-20 | Progressant Technologies, Inc. | Memory cell using negative differential resistance field effect transistors |
US6621725B2 (en) * | 2000-08-17 | 2003-09-16 | Kabushiki Kaisha Toshiba | Semiconductor memory device with floating storage bulk region and method of manufacturing the same |
CN100442521C (en) * | 2000-08-17 | 2008-12-10 | 株式会社东芝 | Semiconductor memory device |
US20020078087A1 (en) | 2000-12-18 | 2002-06-20 | Stone Alan E. | Content indicator for accelerated detection of a changed web page |
EP1271547A1 (en) * | 2001-06-18 | 2003-01-02 | Innovative Silicon SA | Semiconductor device and DRAM |
TWI230392B (en) | 2001-06-18 | 2005-04-01 | Innovative Silicon Sa | Semiconductor device |
EP1355357A1 (en) * | 2002-04-18 | 2003-10-22 | Innovative Silicon SA | Electrical charge carrier semiconductor device |
EP1288955A3 (en) * | 2001-08-17 | 2004-09-22 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
US6624031B2 (en) * | 2001-11-20 | 2003-09-23 | International Business Machines Corporation | Test structure and methodology for semiconductor stress-induced defects and antifuse based on same test structure |
US6894327B1 (en) | 2001-12-21 | 2005-05-17 | Progressant Technologies, Inc. | Negative differential resistance pull up element |
US7453083B2 (en) * | 2001-12-21 | 2008-11-18 | Synopsys, Inc. | Negative differential resistance field effect transistor for implementing a pull up element in a memory cell |
EP1357603A3 (en) * | 2002-04-18 | 2004-01-14 | Innovative Silicon SA | Semiconductor device |
EP1355316B1 (en) * | 2002-04-18 | 2007-02-21 | Innovative Silicon SA | Data storage device and refreshing method for use with such device |
EP1355317A1 (en) * | 2002-04-18 | 2003-10-22 | Newco (Société en formation) | Memory refreshing device |
US7095659B2 (en) * | 2002-06-28 | 2006-08-22 | Progressant Technologies, Inc. | Variable voltage supply bias and methods for negative differential resistance (NDR) based memory device |
US6912151B2 (en) * | 2002-06-28 | 2005-06-28 | Synopsys, Inc. | Negative differential resistance (NDR) based memory device with reduced body effects |
US6853035B1 (en) | 2002-06-28 | 2005-02-08 | Synopsys, Inc. | Negative differential resistance (NDR) memory device with reduced soft error rate |
US6847562B2 (en) * | 2002-06-28 | 2005-01-25 | Progressant Technologies, Inc. | Enhanced read and write methods for negative differential resistance (NDR) based memory device |
US7098472B2 (en) * | 2002-06-28 | 2006-08-29 | Progressant Technologies, Inc. | Negative differential resistance (NDR) elements and memory device using the same |
US6795337B2 (en) | 2002-06-28 | 2004-09-21 | Progressant Technologies, Inc. | Negative differential resistance (NDR) elements and memory device using the same |
US6864104B2 (en) * | 2002-06-28 | 2005-03-08 | Progressant Technologies, Inc. | Silicon on insulator (SOI) negative differential resistance (NDR) based memory device with reduced body effects |
US6567292B1 (en) | 2002-06-28 | 2003-05-20 | Progressant Technologies, Inc. | Negative differential resistance (NDR) element and memory with reduced soft error rate |
US6838723B2 (en) * | 2002-08-29 | 2005-01-04 | Micron Technology, Inc. | Merged MOS-bipolar capacitor memory cell |
US7224024B2 (en) * | 2002-08-29 | 2007-05-29 | Micron Technology, Inc. | Single transistor vertical memory gain cell |
US6861689B2 (en) * | 2002-11-08 | 2005-03-01 | Freescale Semiconductor, Inc. | One transistor DRAM cell structure and method for forming |
US6804142B2 (en) | 2002-11-12 | 2004-10-12 | Micron Technology, Inc. | 6F2 3-transistor DRAM gain cell |
US7710771B2 (en) * | 2002-11-20 | 2010-05-04 | The Regents Of The University Of California | Method and apparatus for capacitorless double-gate storage |
US7030436B2 (en) * | 2002-12-04 | 2006-04-18 | Micron Technology, Inc. | Embedded DRAM gain memory cell having MOS transistor body provided with a bi-polar transistor charge injecting means |
US6979580B2 (en) | 2002-12-09 | 2005-12-27 | Progressant Technologies, Inc. | Process for controlling performance characteristics of a negative differential resistance (NDR) device |
US7012833B2 (en) * | 2002-12-09 | 2006-03-14 | Progressant Technologies, Inc. | Integrated circuit having negative differential resistance (NDR) devices with varied peak-to-valley ratios (PVRs) |
US6849483B2 (en) * | 2002-12-09 | 2005-02-01 | Progressant Technologies, Inc. | Charge trapping device and method of forming the same |
US6812084B2 (en) * | 2002-12-09 | 2004-11-02 | Progressant Technologies, Inc. | Adaptive negative differential resistance device |
US6806117B2 (en) * | 2002-12-09 | 2004-10-19 | Progressant Technologies, Inc. | Methods of testing/stressing a charge trapping device |
US6980467B2 (en) * | 2002-12-09 | 2005-12-27 | Progressant Technologies, Inc. | Method of forming a negative differential resistance device |
US7005711B2 (en) * | 2002-12-20 | 2006-02-28 | Progressant Technologies, Inc. | N-channel pull-up element and logic circuit |
US6956256B2 (en) * | 2003-03-04 | 2005-10-18 | Micron Technology Inc. | Vertical gain cell |
US6714436B1 (en) | 2003-03-20 | 2004-03-30 | Motorola, Inc. | Write operation for capacitorless RAM |
US6912150B2 (en) | 2003-05-13 | 2005-06-28 | Lionel Portman | Reference current generator, and method of programming, adjusting and/or operating same |
US7085153B2 (en) | 2003-05-13 | 2006-08-01 | Innovative Silicon S.A. | Semiconductor memory cell, array, architecture and device, and method of operating same |
US20040228168A1 (en) | 2003-05-13 | 2004-11-18 | Richard Ferrant | Semiconductor memory device and method of operating same |
JP2004349341A (en) * | 2003-05-20 | 2004-12-09 | Sharp Corp | Semiconductor storage element, semiconductor device, their manufacturing methods, portable electronic equipment, and ic card |
US7335934B2 (en) | 2003-07-22 | 2008-02-26 | Innovative Silicon S.A. | Integrated circuit device, and method of fabricating same |
US7184298B2 (en) | 2003-09-24 | 2007-02-27 | Innovative Silicon S.A. | Low power programming technique for a floating body memory transistor, memory cell, and memory array |
US20050077574A1 (en) * | 2003-10-08 | 2005-04-14 | Chandra Mouli | 1T/0C RAM cell with a wrapped-around gate device structure |
JP4044510B2 (en) * | 2003-10-30 | 2008-02-06 | 株式会社東芝 | Semiconductor integrated circuit device |
US6992339B2 (en) * | 2003-12-31 | 2006-01-31 | Intel Corporation | Asymmetric memory cell |
JP4342970B2 (en) | 2004-02-02 | 2009-10-14 | 株式会社東芝 | Semiconductor memory device and manufacturing method thereof |
US7476939B2 (en) * | 2004-11-04 | 2009-01-13 | Innovative Silicon Isi Sa | Memory cell having an electrically floating body transistor and programming technique therefor |
US7251164B2 (en) * | 2004-11-10 | 2007-07-31 | Innovative Silicon S.A. | Circuitry for and method of improving statistical distribution of integrated circuits |
US7391640B2 (en) * | 2004-12-10 | 2008-06-24 | Intel Corporation | 2-transistor floating-body dram |
US7301838B2 (en) * | 2004-12-13 | 2007-11-27 | Innovative Silicon S.A. | Sense amplifier circuitry and architecture to write data into and/or read from memory cells |
US20060125121A1 (en) * | 2004-12-15 | 2006-06-15 | Chih-Hsin Ko | Capacitor-less 1T-DRAM cell with Schottky source and drain |
US7301803B2 (en) | 2004-12-22 | 2007-11-27 | Innovative Silicon S.A. | Bipolar reading technique for a memory cell having an electrically floating body transistor |
JP2006269535A (en) * | 2005-03-22 | 2006-10-05 | Toshiba Corp | Semiconductor memory device and its manufacturing method |
US7606066B2 (en) | 2005-09-07 | 2009-10-20 | Innovative Silicon Isi Sa | Memory cell and memory cell array having an electrically floating body transistor, and methods of operating same |
US7355916B2 (en) | 2005-09-19 | 2008-04-08 | Innovative Silicon S.A. | Method and circuitry to generate a reference current for reading a memory cell, and device implementing same |
US20070085140A1 (en) * | 2005-10-19 | 2007-04-19 | Cedric Bassin | One transistor memory cell having strained electrically floating body region, and method of operating same |
US7683430B2 (en) | 2005-12-19 | 2010-03-23 | Innovative Silicon Isi Sa | Electrically floating body memory cell and array, and method of operating or controlling same |
EP1818989A3 (en) * | 2006-02-10 | 2010-12-01 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile semiconductor storage device and manufacturing method thereof |
US7542345B2 (en) | 2006-02-16 | 2009-06-02 | Innovative Silicon Isi Sa | Multi-bit memory cell having electrically floating body transistor, and method of programming and reading same |
TWI416738B (en) * | 2006-03-21 | 2013-11-21 | Semiconductor Energy Lab | Nonvolatile semiconductor memory device |
EP1837917A1 (en) * | 2006-03-21 | 2007-09-26 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile semiconductor memory device |
EP1837900A3 (en) * | 2006-03-21 | 2008-10-15 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile semiconductor memory device |
KR101488516B1 (en) * | 2006-03-21 | 2015-02-02 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Nonvolatile semiconductor memory device |
US8022460B2 (en) * | 2006-03-31 | 2011-09-20 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile semiconductor memory device |
US7786526B2 (en) * | 2006-03-31 | 2010-08-31 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile semiconductor memory device |
EP1840947A3 (en) * | 2006-03-31 | 2008-08-13 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile semiconductor memory device |
US7554854B2 (en) * | 2006-03-31 | 2009-06-30 | Semiconductor Energy Laboratory Co., Ltd. | Method for deleting data from NAND type nonvolatile memory |
US7492632B2 (en) | 2006-04-07 | 2009-02-17 | Innovative Silicon Isi Sa | Memory array having a programmable word length, and method of operating same |
US7606098B2 (en) | 2006-04-18 | 2009-10-20 | Innovative Silicon Isi Sa | Semiconductor memory array architecture with grouped memory cells, and method of controlling same |
WO2007128738A1 (en) | 2006-05-02 | 2007-11-15 | Innovative Silicon Sa | Semiconductor memory cell and array using punch-through to program and read same |
US8069377B2 (en) | 2006-06-26 | 2011-11-29 | Micron Technology, Inc. | Integrated circuit having memory array including ECC and column redundancy and method of operating the same |
US7542340B2 (en) | 2006-07-11 | 2009-06-02 | Innovative Silicon Isi Sa | Integrated circuit including memory array having a segmented bit line architecture and method of controlling and/or operating same |
US7668008B2 (en) * | 2006-07-21 | 2010-02-23 | Hynix Semiconductor Inc. | 1-transistor type DRAM cell, a DRAM device and manufacturing method therefore, driving circuit for DRAM, and driving method therefor |
US7445973B2 (en) * | 2006-09-29 | 2008-11-04 | Micron Technology, Inc. | Transistor surround gate structure with silicon-on-insulator isolation for memory cells, memory arrays, memory devices and systems and methods of forming same |
US8264041B2 (en) | 2007-01-26 | 2012-09-11 | Micron Technology, Inc. | Semiconductor device with electrically floating body |
WO2009031052A2 (en) | 2007-03-29 | 2009-03-12 | Innovative Silicon S.A. | Zero-capacitor (floating body) random access memory circuits with polycide word lines and manufacturing methods therefor |
US8064274B2 (en) | 2007-05-30 | 2011-11-22 | Micron Technology, Inc. | Integrated circuit having voltage generation circuitry for memory cell array, and method of operating and/or controlling same |
US8085594B2 (en) | 2007-06-01 | 2011-12-27 | Micron Technology, Inc. | Reading technique for memory cell with electrically floating body transistor |
US7655983B2 (en) | 2007-06-04 | 2010-02-02 | International Business Machines Corporation | SOI FET with source-side body doping |
US8194487B2 (en) | 2007-09-17 | 2012-06-05 | Micron Technology, Inc. | Refreshing data of memory cells with electrically floating body transistors |
US8536628B2 (en) | 2007-11-29 | 2013-09-17 | Micron Technology, Inc. | Integrated circuit having memory cell array including barriers, and method of manufacturing same |
US8349662B2 (en) | 2007-12-11 | 2013-01-08 | Micron Technology, Inc. | Integrated circuit having memory cell array, and method of manufacturing same |
US8773933B2 (en) | 2012-03-16 | 2014-07-08 | Micron Technology, Inc. | Techniques for accessing memory cells |
US8014195B2 (en) | 2008-02-06 | 2011-09-06 | Micron Technology, Inc. | Single transistor memory cell |
US8189376B2 (en) | 2008-02-08 | 2012-05-29 | Micron Technology, Inc. | Integrated circuit having memory cells including gate material having high work function, and method of manufacturing same |
US7750392B2 (en) * | 2008-03-03 | 2010-07-06 | Aptina Imaging Corporation | Embedded cache memory in image sensors |
US7957206B2 (en) | 2008-04-04 | 2011-06-07 | Micron Technology, Inc. | Read circuitry for an integrated circuit having memory cells and/or a memory cell array, and method of operating same |
US7947543B2 (en) | 2008-09-25 | 2011-05-24 | Micron Technology, Inc. | Recessed gate silicon-on-insulator floating body device with self-aligned lateral isolation |
US7933140B2 (en) | 2008-10-02 | 2011-04-26 | Micron Technology, Inc. | Techniques for reducing a voltage swing |
US7924630B2 (en) | 2008-10-15 | 2011-04-12 | Micron Technology, Inc. | Techniques for simultaneously driving a plurality of source lines |
US8223574B2 (en) | 2008-11-05 | 2012-07-17 | Micron Technology, Inc. | Techniques for block refreshing a semiconductor memory device |
US8213226B2 (en) | 2008-12-05 | 2012-07-03 | Micron Technology, Inc. | Vertical transistor memory cell and array |
KR101528817B1 (en) | 2009-01-09 | 2015-06-16 | 삼성전자주식회사 | Semiconductor memory device and method of manufacturing the same |
US8319294B2 (en) | 2009-02-18 | 2012-11-27 | Micron Technology, Inc. | Techniques for providing a source line plane |
US8710566B2 (en) | 2009-03-04 | 2014-04-29 | Micron Technology, Inc. | Techniques for forming a contact to a buried diffusion layer in a semiconductor memory device |
US8748959B2 (en) | 2009-03-31 | 2014-06-10 | Micron Technology, Inc. | Semiconductor memory device |
US8139418B2 (en) | 2009-04-27 | 2012-03-20 | Micron Technology, Inc. | Techniques for controlling a direct injection semiconductor memory device |
US8508994B2 (en) | 2009-04-30 | 2013-08-13 | Micron Technology, Inc. | Semiconductor device with floating gate and electrically floating body |
US8498157B2 (en) | 2009-05-22 | 2013-07-30 | Micron Technology, Inc. | Techniques for providing a direct injection semiconductor memory device |
US8537610B2 (en) | 2009-07-10 | 2013-09-17 | Micron Technology, Inc. | Techniques for providing a semiconductor memory device |
US9076543B2 (en) | 2009-07-27 | 2015-07-07 | Micron Technology, Inc. | Techniques for providing a direct injection semiconductor memory device |
US8199595B2 (en) | 2009-09-04 | 2012-06-12 | Micron Technology, Inc. | Techniques for sensing a semiconductor memory device |
US8174881B2 (en) | 2009-11-24 | 2012-05-08 | Micron Technology, Inc. | Techniques for reducing disturbance in a semiconductor device |
US8310893B2 (en) | 2009-12-16 | 2012-11-13 | Micron Technology, Inc. | Techniques for reducing impact of array disturbs in a semiconductor memory device |
CN101872737A (en) * | 2010-01-28 | 2010-10-27 | 中国科学院上海微系统与信息技术研究所 | MOS structure for inhibiting SOI floating-body effect and manufacturing method thereof |
US8416636B2 (en) | 2010-02-12 | 2013-04-09 | Micron Technology, Inc. | Techniques for controlling a semiconductor memory device |
US8411513B2 (en) | 2010-03-04 | 2013-04-02 | Micron Technology, Inc. | Techniques for providing a semiconductor memory device having hierarchical bit lines |
US8576631B2 (en) | 2010-03-04 | 2013-11-05 | Micron Technology, Inc. | Techniques for sensing a semiconductor memory device |
US8369177B2 (en) | 2010-03-05 | 2013-02-05 | Micron Technology, Inc. | Techniques for reading from and/or writing to a semiconductor memory device |
WO2011115893A2 (en) | 2010-03-15 | 2011-09-22 | Micron Technology, Inc. | Techniques for providing a semiconductor memory device |
US8411524B2 (en) | 2010-05-06 | 2013-04-02 | Micron Technology, Inc. | Techniques for refreshing a semiconductor memory device |
US8957458B2 (en) * | 2011-03-24 | 2015-02-17 | Zeno Semiconductor, Inc. | Asymmetric semiconductor memory device having electrically floating body transistor |
US8531878B2 (en) | 2011-05-17 | 2013-09-10 | Micron Technology, Inc. | Techniques for providing a semiconductor memory device |
US9559216B2 (en) | 2011-06-06 | 2017-01-31 | Micron Technology, Inc. | Semiconductor memory device and method for biasing same |
US9105707B2 (en) | 2013-07-24 | 2015-08-11 | International Business Machines Corporation | ZRAM heterochannel memory |
CN114365222A (en) * | 2019-08-28 | 2022-04-15 | 美光科技公司 | Memory device with dual transistor vertical memory cell and common plate |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4090254A (en) * | 1976-03-01 | 1978-05-16 | International Business Machines Corporation | Charge injector transistor memory |
US4298962A (en) * | 1979-01-25 | 1981-11-03 | Nippon Electric Co., Ltd. | Memory |
US5122986A (en) * | 1990-11-21 | 1992-06-16 | Micron Technology, Inc. | Two transistor dram cell |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4395723A (en) * | 1980-05-27 | 1983-07-26 | Eliyahou Harari | Floating substrate dynamic RAM cell with lower punch-through means |
US4706107A (en) * | 1981-06-04 | 1987-11-10 | Nippon Electric Co., Ltd. | IC memory cells with reduced alpha particle influence |
JPS5864693A (en) * | 1981-10-14 | 1983-04-18 | Nec Corp | Semiconductor memory cell |
US4725875A (en) * | 1985-10-01 | 1988-02-16 | General Electric Co. | Memory cell with diodes providing radiation hardness |
US5164805A (en) * | 1988-08-22 | 1992-11-17 | Massachusetts Institute Of Technology | Near-intrinsic thin-film SOI FETS |
US5001528A (en) * | 1989-01-31 | 1991-03-19 | The United States Of America As Represented By The Secretary Of The Air Force | Radiation hardened CMOS on SOI or SOS devices |
US5060194A (en) * | 1989-03-31 | 1991-10-22 | Kabushiki Kaisha Toshiba | Semiconductor memory device having a bicmos memory cell |
US5060035A (en) * | 1989-07-13 | 1991-10-22 | Mitsubishi Denki Kabushiki Kaisha | Silicon-on-insulator metal oxide semiconductor device having conductive sidewall structure |
US5055890A (en) * | 1990-01-25 | 1991-10-08 | The United States Of America As Represented By The United States Department Of Energy | Nonvolatile semiconductor memory having three dimension charge confinement |
JP2918307B2 (en) * | 1990-08-07 | 1999-07-12 | 沖電気工業株式会社 | Semiconductor storage element |
JPH04306875A (en) * | 1991-04-03 | 1992-10-29 | Oki Electric Ind Co Ltd | Structure of semiconductor memory device |
-
1993
- 1993-12-02 US US08/161,734 patent/US5448513A/en not_active Expired - Lifetime
-
1994
- 1994-12-01 WO PCT/US1994/013830 patent/WO1995015562A1/en active IP Right Grant
- 1994-12-01 DE DE69429106T patent/DE69429106T2/en not_active Expired - Fee Related
- 1994-12-01 EP EP95904205A patent/EP0731972B1/en not_active Expired - Lifetime
- 1994-12-01 JP JP7515771A patent/JPH09509284A/en active Pending
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4090254A (en) * | 1976-03-01 | 1978-05-16 | International Business Machines Corporation | Charge injector transistor memory |
US4298962A (en) * | 1979-01-25 | 1981-11-03 | Nippon Electric Co., Ltd. | Memory |
US5122986A (en) * | 1990-11-21 | 1992-06-16 | Micron Technology, Inc. | Two transistor dram cell |
Non-Patent Citations (1)
Title |
---|
See also references of EP0731972A4 * |
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6778424B2 (en) | 2001-02-19 | 2004-08-17 | Kabushiki Kaisha Toshiba | Semiconductor memory device and method of manufacturing the same |
US7081653B2 (en) | 2001-12-14 | 2006-07-25 | Kabushiki Kaisha Toshiba | Semiconductor memory device having mis-type transistors |
US8158471B2 (en) | 2005-06-08 | 2012-04-17 | Micron Technology, Inc. | Capacitorless DRAM on bulk silicon |
US8466517B2 (en) | 2005-06-08 | 2013-06-18 | Micron Technology, Inc. | Capacitorless DRAM on bulk silicon |
US8971086B2 (en) | 2005-06-08 | 2015-03-03 | Micron Technology, Inc. | Capacitorless DRAM on bulk silicon |
US7919800B2 (en) | 2007-02-26 | 2011-04-05 | Micron Technology, Inc. | Capacitor-less memory cells and cell arrays |
US8203866B2 (en) | 2007-02-26 | 2012-06-19 | Micron Technology, Inc. | Capacitor-less memory cell, device, system and method of making same |
US8451650B2 (en) | 2007-02-26 | 2013-05-28 | Micron Technology, Inc. | Capacitor-less memory cell, device, system and method of making same |
US8582350B2 (en) | 2007-02-26 | 2013-11-12 | Micron Technology, Inc. | Capacitor-less memory cell, device, system and method of making same |
US8724372B2 (en) | 2007-02-26 | 2014-05-13 | Micron Technology, Inc. | Capacitor-less memory cell, device, system and method of making same |
US9293185B2 (en) | 2007-02-26 | 2016-03-22 | Micron Technology, Inc. | Apparatus including a capacitor-less memory cell and related methods |
Also Published As
Publication number | Publication date |
---|---|
JPH09509284A (en) | 1997-09-16 |
US5448513A (en) | 1995-09-05 |
EP0731972A4 (en) | 1999-10-20 |
DE69429106T2 (en) | 2002-03-21 |
EP0731972B1 (en) | 2001-11-14 |
EP0731972A1 (en) | 1996-09-18 |
DE69429106D1 (en) | 2001-12-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0731972B1 (en) | A capacitorless dram device on silicon-on-insulator substrate | |
US11769832B2 (en) | Memory device comprising an electrically floating body transistor and methods of using | |
US5838609A (en) | Integrated semiconductor device having negative resistance formed of MIS switching diode | |
US7196926B1 (en) | Vertical capacitor memory cell and its applications | |
US8148759B2 (en) | Single transistor memory with immunity to write disturb | |
TWI441319B (en) | One transistor dram cell structure and method for forming | |
JP4216483B2 (en) | Semiconductor memory device | |
US7728350B2 (en) | Memory cell with negative differential resistance | |
US6888770B2 (en) | Semiconductor memory device | |
US6891225B2 (en) | Dynamic semiconductor memory device | |
US6111778A (en) | Body contacted dynamic memory | |
US5998820A (en) | Fabrication method and structure for a DRAM cell with bipolar charge amplification | |
JP3554666B2 (en) | Semiconductor memory device | |
US6201730B1 (en) | Sensing of memory cell via a plateline | |
US4791611A (en) | VLSI dynamic memory | |
JP3363038B2 (en) | Semiconductor storage device | |
JPH081947B2 (en) | Dynamic random access memory | |
EP1420413B1 (en) | Improved memory device | |
TW202343689A (en) | A memory device comprising an electrically floating body transistor | |
CN117809707A (en) | Dynamic random access memory array based on tunneling field effect transistor and control method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): JP |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH DE DK ES FR GB GR IE IT LU MC NL PT SE |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
WWE | Wipo information: entry into national phase |
Ref document number: 1995904205 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 1995904205 Country of ref document: EP |
|
WWG | Wipo information: grant in national office |
Ref document number: 1995904205 Country of ref document: EP |