WO1993024895A3 - Timing driven method for laying out a user's circuit onto a programmable integrated circuit device - Google Patents

Timing driven method for laying out a user's circuit onto a programmable integrated circuit device Download PDF

Info

Publication number
WO1993024895A3
WO1993024895A3 PCT/US1993/004892 US9304892W WO9324895A3 WO 1993024895 A3 WO1993024895 A3 WO 1993024895A3 US 9304892 W US9304892 W US 9304892W WO 9324895 A3 WO9324895 A3 WO 9324895A3
Authority
WO
WIPO (PCT)
Prior art keywords
suggested
limits
delays
integrated circuit
programmable integrated
Prior art date
Application number
PCT/US1993/004892
Other languages
French (fr)
Other versions
WO1993024895A2 (en
Inventor
Jon A Frankle
Mon-Ren Chene
Original Assignee
Xilinx Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xilinx Inc filed Critical Xilinx Inc
Priority to JP50067794A priority Critical patent/JP3737104B2/en
Priority to EP93911389A priority patent/EP0643855A1/en
Publication of WO1993024895A2 publication Critical patent/WO1993024895A2/en
Publication of WO1993024895A3 publication Critical patent/WO1993024895A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/39—Circuit design at the physical level
    • G06F30/392—Floor-planning or layout, e.g. partitioning or placement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/39—Circuit design at the physical level
    • G06F30/394—Routing

Abstract

The present invention provides suggested delay limits for use by layout tools which cause a programmable integrated circuit device to implement a logic design. The suggested delay limits can be used by such tools as an initial placement algorithm, a placement improvement algorithm, and a routing algorithm for evaluating and guiding potential layouts. The suggested delay limits take into account characteristics of the programmable device being used by estimating lower bound delays for each connection in a logic design, and take into account any previously achieved delays or achievable delays for each connection in calculating the suggested limits. Results of routing benchmark designs using the novel suggested limits show improved timing performance for all benchmark cases tested.
PCT/US1993/004892 1992-06-04 1993-05-27 Timing driven method for laying out a user's circuit onto a programmable integrated circuit device WO1993024895A2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP50067794A JP3737104B2 (en) 1992-06-04 1993-05-27 Timing driven method of placing user circuitry in a programmable integrated circuit device
EP93911389A EP0643855A1 (en) 1992-06-04 1993-05-27 Timing driven method for laying out a user's circuit onto a programmable integrated circuit device

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US89450092A 1992-06-04 1992-06-04
US894,500 1992-06-04

Publications (2)

Publication Number Publication Date
WO1993024895A2 WO1993024895A2 (en) 1993-12-09
WO1993024895A3 true WO1993024895A3 (en) 1994-02-17

Family

ID=25403162

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1993/004892 WO1993024895A2 (en) 1992-06-04 1993-05-27 Timing driven method for laying out a user's circuit onto a programmable integrated circuit device

Country Status (4)

Country Link
US (1) US5521837A (en)
EP (1) EP0643855A1 (en)
JP (1) JP3737104B2 (en)
WO (1) WO1993024895A2 (en)

Families Citing this family (129)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5648913A (en) * 1993-03-29 1997-07-15 Xilinx, Inc. Frequency driven layout system and method for field programmable gate arrays
JP3210172B2 (en) * 1994-05-13 2001-09-17 富士通株式会社 Delay / racing / error list output device
US5774371A (en) * 1994-08-03 1998-06-30 Matsushita Electric Industrial Co., Ltd. Semiconductor integrated circuit and layout designing method for the same
US5507029A (en) * 1995-01-11 1996-04-09 International Business Machines Corporation Method for minimizing the time skew of electrical signals in very large scale integrated circuits
US5661663A (en) * 1995-03-24 1997-08-26 Lsi Logic Corporation Physical design automation system and method using hierarchical clusterization and placement improvement based on complete re-placement of cell clusters
US5856927A (en) * 1995-05-01 1999-01-05 Vlsi Technology, Inc. Method for automatically routing circuits of very large scale integration (VLSI)
US5898595A (en) * 1995-05-26 1999-04-27 Lsi Logic Corporation Automated generation of megacells in an integrated circuit design system
US5726902A (en) * 1995-06-07 1998-03-10 Vlsi Technology, Inc. Method and apparatus for characterizing timing behavior of datapaths for integrated circuit design and fabrication
US5764532A (en) * 1995-07-05 1998-06-09 International Business Machines Corporation Automated method and system for designing an optimized integrated circuit
US5751596A (en) * 1995-07-27 1998-05-12 Vlsi Technology, Inc. Automated system and method for identifying critical timing paths in integrated circuit layouts for use with automated circuit layout system
US5659717A (en) * 1995-07-31 1997-08-19 Altera Corporation Methods for partitioning circuits in order to allocate elements among multiple circuit groups
US5943242A (en) 1995-11-17 1999-08-24 Pact Gmbh Dynamically reconfigurable data processing system
US5666290A (en) * 1995-12-27 1997-09-09 Vlsi Technology, Inc. Interactive time-driven method of component placement that more directly constrains critical paths using net-based constraints
US7266725B2 (en) 2001-09-03 2007-09-04 Pact Xpp Technologies Ag Method for debugging reconfigurable architectures
US5787009A (en) * 1996-02-20 1998-07-28 Altera Corporation Methods for allocating circuit design portions among physical circuit portions
US6226560B1 (en) * 1996-03-04 2001-05-01 International Business Machines Corporation Method and apparatus for optimizing the path of a physical wire
US5761078A (en) * 1996-03-21 1998-06-02 International Business Machines Corporation Field programmable gate arrays using semi-hard multicell macros
US5815406A (en) * 1996-03-25 1998-09-29 International Business Machines Corporation Method and system for designing a circuit using RC and timing weighting of nets
US5877965A (en) * 1996-06-24 1999-03-02 International Business Machines Corporation Parallel hierarchical timing correction
US5943488A (en) * 1996-06-26 1999-08-24 Cypress Semiconductor Corp. Method and apparatus to generate mask programmable device
US5926035A (en) * 1996-06-26 1999-07-20 Cypress Semiconductor Corp. Method and apparatus to generate mask programmable device
US5872718A (en) * 1996-06-28 1999-02-16 Lsi Logic Corporation Advanced modular cell placement system
US5867398A (en) * 1996-06-28 1999-02-02 Lsi Logic Corporation Advanced modular cell placement system with density driven capacity penalty system
US5812740A (en) * 1996-06-28 1998-09-22 Lsi Logic Corporation Advanced modular cell placement system with neighborhood system driven optimization
US6030110A (en) * 1996-06-28 2000-02-29 Lsi Logic Corporation Advanced modular cell placement system with median control and increase in resolution
US5831863A (en) * 1996-06-28 1998-11-03 Lsi Logic Corporation Advanced modular cell placement system with wire length driven affinity system
US5892688A (en) * 1996-06-28 1999-04-06 Lsi Logic Corporation Advanced modular cell placement system with iterative one dimensional preplacement optimization
US6067409A (en) * 1996-06-28 2000-05-23 Lsi Logic Corporation Advanced modular cell placement system
US5835381A (en) * 1996-06-28 1998-11-10 Lsi Logic Corporation Advanced modular cell placement system with minimizing maximal cut driven affinity system
US5808899A (en) * 1996-06-28 1998-09-15 Lsi Logic Corporation Advanced modular cell placement system with cell placement crystallization
US5914888A (en) * 1996-06-28 1999-06-22 Lsi Logic Corporation Advanced modular cell placement system with coarse overflow remover
US5870312A (en) * 1996-06-28 1999-02-09 Lsi Logic Corporation Advanced modular cell placement system with dispersion-driven levelizing system
US5844811A (en) * 1996-06-28 1998-12-01 Lsi Logic Corporation Advanced modular cell placement system with universal affinity driven discrete placement optimization
US5870311A (en) * 1996-06-28 1999-02-09 Lsi Logic Corporation Advanced modular cell placement system with fast procedure for finding a levelizing cut point
US6026223A (en) * 1996-06-28 2000-02-15 Scepanovic; Ranko Advanced modular cell placement system with overlap remover with minimal noise
US5963455A (en) * 1996-06-28 1999-10-05 Lsi Logic Corporation Advanced modular cell placement system with functional sieve optimization technique
US6085032A (en) * 1996-06-28 2000-07-04 Lsi Logic Corporation Advanced modular cell placement system with sinusoidal optimization
US5910899A (en) * 1996-10-25 1999-06-08 Advanced Micro Devices, Inc. Method for performing floorplan timing analysis using multi-dimensional feedback in a spreadsheet with computed hyperlinks to physical layout graphics and integrated circuit made using same
US5896301A (en) * 1996-10-25 1999-04-20 Advanced Micro Devices, Inc. Method for performing floorplan timing analysis using multi-dimensional feedback in a histogram and integrated circuit made using same
US5903472A (en) * 1996-10-25 1999-05-11 Advanced Micro Devices, Inc. Method for performing floorplan timing analysis by selectively displaying signal paths based on slack time calculations and integrated circuit made using same
US5980091A (en) * 1996-11-20 1999-11-09 Unisys Corporation Method of synthesizing synchronized circuit modules in an integrated circuit chip
US5974437A (en) * 1996-12-02 1999-10-26 Synopsys, Inc. Fast array multiplier
DE19651075A1 (en) 1996-12-09 1998-06-10 Pact Inf Tech Gmbh Unit for processing numerical and logical operations, for use in processors (CPU's), multi-computer systems, data flow processors (DFP's), digital signal processors (DSP's) or the like
US6338106B1 (en) 1996-12-20 2002-01-08 Pact Gmbh I/O and memory bus system for DFPS and units with two or multi-dimensional programmable cell architectures
DE19654593A1 (en) 1996-12-20 1998-07-02 Pact Inf Tech Gmbh Reconfiguration procedure for programmable blocks at runtime
DE19654595A1 (en) 1996-12-20 1998-07-02 Pact Inf Tech Gmbh I0 and memory bus system for DFPs as well as building blocks with two- or multi-dimensional programmable cell structures
EP1329816B1 (en) 1996-12-27 2011-06-22 Richter, Thomas Method for automatic dynamic unloading of data flow processors (dfp) as well as modules with bidimensional or multidimensional programmable cell structures (fpgas, dpgas or the like)
DE19654846A1 (en) 1996-12-27 1998-07-09 Pact Inf Tech Gmbh Process for the independent dynamic reloading of data flow processors (DFPs) as well as modules with two- or multi-dimensional programmable cell structures (FPGAs, DPGAs, etc.)
DE19704044A1 (en) * 1997-02-04 1998-08-13 Pact Inf Tech Gmbh Address generation with systems having programmable modules
US6542998B1 (en) 1997-02-08 2003-04-01 Pact Gmbh Method of self-synchronization of configurable elements of a programmable module
DE19704728A1 (en) 1997-02-08 1998-08-13 Pact Inf Tech Gmbh Method for self-synchronization of configurable elements of a programmable module
DE19704742A1 (en) 1997-02-11 1998-09-24 Pact Inf Tech Gmbh Internal bus system for DFPs, as well as modules with two- or multi-dimensional programmable cell structures, for coping with large amounts of data with high networking effort
US6074429A (en) * 1997-03-03 2000-06-13 Motorola, Inc. Optimizing combinational circuit layout through iterative restructuring
US6401231B1 (en) * 1997-04-25 2002-06-04 Cadence Design Systems, Inc. Method and apparatus for performing both negative and positive slack time budgeting and for determining a definite required constraint during integrated circuit design
US6226034B1 (en) * 1997-05-06 2001-05-01 Roper Scientificomasd, Inc. Spatial non-uniformity correction of a color sensor
US6041169A (en) * 1997-08-21 2000-03-21 International Business Machines Corporation Method and apparatus for performing integrated circuit timing including noise
US8686549B2 (en) 2001-09-03 2014-04-01 Martin Vorbach Reconfigurable elements
DE19861088A1 (en) 1997-12-22 2000-02-10 Pact Inf Tech Gmbh Repairing integrated circuits by replacing subassemblies with substitutes
US6453446B1 (en) * 1997-12-24 2002-09-17 Magma Design Automation, Inc. Timing closure methodology
DE19807872A1 (en) 1998-02-25 1999-08-26 Pact Inf Tech Gmbh Method of managing configuration data in data flow processors
US6219819B1 (en) * 1998-06-26 2001-04-17 Xilinx, Inc. Method for verifying timing in a hard-wired IC device modeled from an FPGA
US6215325B1 (en) 1999-03-29 2001-04-10 Synopsys, Inc. Implementing a priority function using ripple chain logic
EP1228440B1 (en) 1999-06-10 2017-04-05 PACT XPP Technologies AG Sequence partitioning in cell structures
US6507938B1 (en) * 1999-11-12 2003-01-14 Intel Corporation Methods for improving the performance of VLSI layouts designed by a timing driven physical design tool
US6587815B1 (en) * 2000-02-04 2003-07-01 Sun Microsystems, Inc. Windowing scheme for analyzing noise from multiple sources
US6601226B1 (en) * 2000-03-14 2003-07-29 Synopsys, Inc. Tightloop method of timing driven placement
US7302685B2 (en) * 2000-06-02 2007-11-27 Honeywell International Inc. Methods and apparatus for sharing slack in a time-partitioned system
ATE476700T1 (en) 2000-06-13 2010-08-15 Richter Thomas PIPELINE CT PROTOCOLS AND COMMUNICATIONS
US6763506B1 (en) 2000-07-11 2004-07-13 Altera Corporation Method of optimizing the design of electronic systems having multiple timing constraints
US7020589B1 (en) * 2000-09-29 2006-03-28 Lsi Logic Corporation Method and apparatus for adaptive timing optimization of an integrated circuit design
US8058899B2 (en) 2000-10-06 2011-11-15 Martin Vorbach Logic cell array and bus system
US6990555B2 (en) * 2001-01-09 2006-01-24 Pact Xpp Technologies Ag Method of hierarchical caching of configuration data having dataflow processors and modules having two- or multidimensional programmable cell structure (FPGAs, DPGAs, etc.)
WO2005045692A2 (en) 2003-08-28 2005-05-19 Pact Xpp Technologies Ag Data processing device and method
US7444531B2 (en) 2001-03-05 2008-10-28 Pact Xpp Technologies Ag Methods and devices for treating and processing data
US7210129B2 (en) 2001-08-16 2007-04-24 Pact Xpp Technologies Ag Method for translating programs for reconfigurable architectures
US7844796B2 (en) 2001-03-05 2010-11-30 Martin Vorbach Data processing device and method
US9037807B2 (en) 2001-03-05 2015-05-19 Pact Xpp Technologies Ag Processor arrangement on a chip including data processing, memory, and interface elements
US6915309B1 (en) * 2001-03-20 2005-07-05 Cisco Technology, Inc. Automatically generating replication topology information for use by a directory service
JP2005517223A (en) * 2001-06-08 2005-06-09 マグマ・デザイン・オートメーション・インコーポレイテッド Method for generating design constraints for modules of hierarchical integrated circuit design system
US6836753B1 (en) 2001-06-13 2004-12-28 Cadence Design Systems, Inc. Cone slack allocator for computing time budgets
JP2004533691A (en) 2001-06-20 2004-11-04 ペーアーツェーテー　イクスペーペー　テクノロジーズ　アクチエンゲゼルシャフト Methods for processing data
US7996827B2 (en) 2001-08-16 2011-08-09 Martin Vorbach Method for the translation of programs for reconfigurable architectures
US7434191B2 (en) 2001-09-03 2008-10-07 Pact Xpp Technologies Ag Router
US8686475B2 (en) 2001-09-19 2014-04-01 Pact Xpp Technologies Ag Reconfigurable elements
WO2003060747A2 (en) 2002-01-19 2003-07-24 Pact Xpp Technologies Ag Reconfigurable processor
AU2003214003A1 (en) 2002-02-18 2003-09-09 Pact Xpp Technologies Ag Bus systems and method for reconfiguration
US6934922B1 (en) 2002-02-27 2005-08-23 Xilinx, Inc. Timing performance analysis
US8914590B2 (en) 2002-08-07 2014-12-16 Pact Xpp Technologies Ag Data processing method and device
US6671867B2 (en) * 2002-04-11 2003-12-30 International Business Machines Corporation Analytical constraint generation for cut-based global placement
US7657861B2 (en) 2002-08-07 2010-02-02 Pact Xpp Technologies Ag Method and device for processing data
AU2003286131A1 (en) 2002-08-07 2004-03-19 Pact Xpp Technologies Ag Method and device for processing data
US6886152B1 (en) 2002-08-09 2005-04-26 Xilinx, Inc. Delay optimization in signal routing
JP4388895B2 (en) 2002-09-06 2009-12-24 ペーアーツェーテー イクスペーペー テクノロジーズ アクチエンゲゼルシャフト Reconfigurable sequencer structure
US7185299B1 (en) * 2003-01-30 2007-02-27 Xilinx, Inc. Methods of estimating routing delays during the placement process in programmable logic devices
US7757197B1 (en) * 2003-05-29 2010-07-13 Altera Corporation Method and apparatus for utilizing constraints for the routing of a design on a programmable logic device
US7823112B1 (en) 2003-05-30 2010-10-26 Golden Gate Technology, Inc. Method, software and system for ensuring timing between clocked components in a circuit
US7234125B1 (en) * 2003-06-23 2007-06-19 Altera Corporation Timing analysis for programmable logic
US7360190B1 (en) * 2003-07-11 2008-04-15 Altera Corporation Method and apparatus for performing retiming on field programmable gate arrays
US7308664B1 (en) 2004-02-09 2007-12-11 Altera Corporation Method and apparatus for utilizing long-path and short-path timing constraints in an electronic-design-automation tool for routing
US7207020B1 (en) * 2004-02-09 2007-04-17 Altera Corporation Method and apparatus for utilizing long-path and short-path timing constraints in an electronic-design-automation tool
US7356793B2 (en) * 2004-07-12 2008-04-08 International Business Machines Corporation Genie: a method for classification and graphical display of negative slack timing test failures
US7120888B2 (en) * 2004-07-12 2006-10-10 International Business Machines Corporation Method, system and storage medium for determining circuit placement
US7376924B2 (en) * 2004-07-12 2008-05-20 International Business Machines Corporation Methods for placement which maintain optimized behavior, while improving wireability potential
US8015533B1 (en) * 2004-09-21 2011-09-06 Golden Gate Technology, Inc. Method for matching timing on high fanout signal paths using routing guides
US7424655B1 (en) 2004-10-01 2008-09-09 Xilinx, Inc. Utilizing multiple test bitstreams to avoid localized defects in partially defective programmable integrated circuits
US7284229B1 (en) 2004-10-01 2007-10-16 Xilinx, Inc. Multiple bitstreams enabling the use of partially defective programmable integrated circuits while avoiding localized defects therein
US20060190889A1 (en) * 2005-01-14 2006-08-24 Cong Jingsheng J Circuit floorplanning and placement by look-ahead enabled recursive partitioning
US7627836B2 (en) * 2005-11-08 2009-12-01 International Business Machines Corporation OPC trimming for performance
US8161469B1 (en) * 2005-12-13 2012-04-17 Altera Corporation Method and apparatus for comparing programmable logic device configurations
EP1974265A1 (en) 2006-01-18 2008-10-01 PACT XPP Technologies AG Hardware definition method
US8898609B1 (en) * 2006-07-18 2014-11-25 Altera Corporation Method and apparatus for integrating signal transition time modeling during routing
US7784006B1 (en) * 2006-07-27 2010-08-24 Xilinx, Inc. Method and apparatus for directed physical implementation of a circuit design for an integrated circuit
US7793247B1 (en) 2007-06-13 2010-09-07 Xilinx, Inc. Method and apparatus for directed physical implementation of a circuit design for an integrated circuit
US7920961B2 (en) * 2007-08-29 2011-04-05 Sap Ag Method and apparatus for path planning and distance calculation
US7853916B1 (en) * 2007-10-11 2010-12-14 Xilinx, Inc. Methods of using one of a plurality of configuration bitstreams for an integrated circuit
US7810059B1 (en) 2007-10-11 2010-10-05 Xilinx, Inc. Methods of enabling the validation of an integrated circuit adapted to receive one of a plurality of configuration bitstreams
US7895539B2 (en) * 2007-10-17 2011-02-22 International Business Machines Corporation System for improving a logic circuit and associated methods
US8141018B1 (en) 2009-01-14 2012-03-20 Altera Corporation Method and apparatus for using slack potential data to design a system on a field programmable gate array
JP4792093B2 (en) * 2009-02-23 2011-10-12 株式会社東芝 Switching box circuit, switching block circuit, and FPGA circuit
US8656332B2 (en) * 2009-02-26 2014-02-18 International Business Machines Corporation Automated critical area allocation in a physical synthesized hierarchical design
WO2012154612A1 (en) * 2011-05-06 2012-11-15 Xcelemor, Inc. Computing system with hardware scheduled reconfiguration mechanism and method of operation thereof
JP5743808B2 (en) * 2011-08-24 2015-07-01 株式会社東芝 Integrated circuit wiring method, integrated circuit wiring program, and storage medium storing the same
US8522185B1 (en) * 2012-02-06 2013-08-27 Xilinx, Inc. Method for placement and routing of a circuit design
US9009646B1 (en) 2012-07-17 2015-04-14 Cypress Semiconductor Corporation Finding I/O placement with a router
JP2014044610A (en) * 2012-08-28 2014-03-13 Renesas Electronics Corp Timing analysis program, timing analysis apparatus and timing analysis method
US9984029B2 (en) * 2014-04-18 2018-05-29 Qualcomm Incorporated Variable interconnect pitch for improved performance
US9496871B1 (en) 2014-08-18 2016-11-15 Xilinx, Inc. Programmable power reduction technique using transistor threshold drops
US10339241B1 (en) * 2016-05-13 2019-07-02 Altera Corporation Methods for incremental circuit design legalization during physical synthesis
US10467373B2 (en) 2018-02-21 2019-11-05 Xilinx, Inc. Method of selecting routing resources in a multi-chip integrated circuit device

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3617714A (en) * 1969-04-15 1971-11-02 Bell Telephone Labor Inc Method of minimizing the interconnection cost of linked objects
US4495559A (en) * 1981-11-02 1985-01-22 International Business Machines Corporation Optimization of an organization of many discrete elements
US4593363A (en) * 1983-08-12 1986-06-03 International Business Machines Corporation Simultaneous placement and wiring for VLSI chips
US4630219A (en) * 1983-11-23 1986-12-16 International Business Machines Corporation Element placement method
US4827428A (en) * 1985-11-15 1989-05-02 American Telephone And Telegraph Company, At&T Bell Laboratories Transistor sizing system for integrated circuits
US5218551A (en) * 1990-04-30 1993-06-08 International Business Machines Corporation Timing driven placement

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4924430A (en) * 1988-01-28 1990-05-08 Teradyne, Inc. Static timing analysis of semiconductor digital circuits
JP2563451B2 (en) * 1988-03-10 1996-12-11 松下電器産業株式会社 Logic simulation method and logic simulation device
US5187784A (en) * 1989-01-13 1993-02-16 Vlsi Technology, Inc. Integrated circuit placement method using netlist and predetermined ordering constraints to produce a human readable integrated circuit schematic diagram
JPH02242474A (en) * 1989-03-16 1990-09-26 Hitachi Ltd Method and device for optimizing element arrangement and method and device for deciding optimum arrangement
US5095454A (en) * 1989-05-25 1992-03-10 Gateway Design Automation Corporation Method and apparatus for verifying timing during simulation of digital circuits
US5239493A (en) * 1990-06-26 1993-08-24 Digital Equipment Corporation Method and apparatus for interpreting and organizing timing specification information
US5224056A (en) * 1991-10-30 1993-06-29 Xilinx, Inc. Logic placement using positionally asymmetrical partitioning algorithm
US5197015A (en) * 1990-12-20 1993-03-23 Vlsi Technology, Inc. System and method for setting capacitive constraints on synthesized logic circuits
US5237514A (en) * 1990-12-21 1993-08-17 International Business Machines Corporation Minimizing path delay in a machine by compensation of timing through selective placement and partitioning
US5251197A (en) * 1992-02-13 1993-10-05 Hoechst Celanses Corp. Polarization dependent writing and erasing process for organic optical media

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3617714A (en) * 1969-04-15 1971-11-02 Bell Telephone Labor Inc Method of minimizing the interconnection cost of linked objects
US4495559A (en) * 1981-11-02 1985-01-22 International Business Machines Corporation Optimization of an organization of many discrete elements
US4593363A (en) * 1983-08-12 1986-06-03 International Business Machines Corporation Simultaneous placement and wiring for VLSI chips
US4630219A (en) * 1983-11-23 1986-12-16 International Business Machines Corporation Element placement method
US4827428A (en) * 1985-11-15 1989-05-02 American Telephone And Telegraph Company, At&T Bell Laboratories Transistor sizing system for integrated circuits
US5218551A (en) * 1990-04-30 1993-06-08 International Business Machines Corporation Timing driven placement

Non-Patent Citations (11)

* Cited by examiner, † Cited by third party
Title
IEEE 21st Design Automation Conference, 1985, A.E. DUNLOP et al., "Chip Layout Optimization Using Critical Path Weighting", pages 133-136. *
IEEE 22nd Design Automation Conference, 1985, BURSTEIN et al., "Timing Influenced Layout Design", pages 124-130. *
IEEE Publication, 1989, MAREK-SADOWSKA et al., "Timing Driven Placement", pages 94-97. *
IEEE Publication, 1990, J. GARBERS et al., "VLSI-Placement Based on Routing and Timing Information", pages 317-321. *
IEEE Publication, 1990, JACKSON et al., "A Fast Algorithm for Performance-Driven Placement", pages 328-331, especially pages 330 and 331. *
IEEE/ACM 27th Design Automation Conference, 1990, W.E. DONATH et al., "Timing Driven Placement Using Complete Path Delays", pages 84-88. *
IEEE/ACM 28th Design Automation Conference, 1991, A. SRINIVASAN, "An Algorithm for Performance-Driven Initial Placement of Small-Cell ICs", pages 636-639. *
IEEE/ACM 28th Design Automation Conference, 1991, TSAY et al., "An Analytic Net Weighting Approach for Performance Optimization in Circuit Placement", pages 620-625. *
IEEE/ACM 28th Design Automation Conference, 1991, W.K. LUK, "A Fast Physical Constraint Generator for Timing Driven Layout", pages 626-631. *
The Bell System Technical Journal, February 1970, B.W. KERNIGHAN et al., "An Efficient Heuristic Procedure for Partitioning Graphs", pages 291-307, especially pages 293 and 301-303. *
VLSI System Design, May 1986, TEIG et al., "Timing-Driven Layout of Cell-Based ICs", pages 63, 64, 68, 70 and 72. *

Also Published As

Publication number Publication date
WO1993024895A2 (en) 1993-12-09
EP0643855A1 (en) 1995-03-22
JPH07507409A (en) 1995-08-10
EP0643855A4 (en) 1995-04-19
JP3737104B2 (en) 2006-01-18
US5521837A (en) 1996-05-28

Similar Documents

Publication Publication Date Title
WO1993024895A3 (en) Timing driven method for laying out a user's circuit onto a programmable integrated circuit device
DE69941588D1 (en) Si / SiGe optoelectronic integrated circuits
CY2003002I1 (en) ZIPRASIDONE COMPOSITIONS
NO20025588D0 (en) Inhibitors for 11-beta-hydroxy steroid dehydrogenase type 1
DE69739616D1 (en) The multipurpose tool
AU3460799A (en) Integrated keyboard input device
NO975116D0 (en) Improved integrated circuit, as well as methods for using it
DE69716672T2 (en) Tax return for an excavator
HK1059983A1 (en) Input device, game machine, simulated percussion instrument, and program.
AU2001286458A1 (en) Computer program and method for determining the economic impact of long-term care
DE69525485D1 (en) Mixed MOS type semiconductor device
DE69416610D1 (en) Integrated, differential, high-voltage sensor using attenuation by high-voltage transistors
NO308380B1 (en) Tool for increasing the impact of an impact tool in a wellbore
IT1314879B1 (en) PROCEDURE FOR CHECKING THE OPERATION OF THE TOOL IN AN ENDODONTIC MILLING DEVICE, AND ENDODONTIC DEVICE
DE69837479D1 (en) DEVICE FOR INCREASING AN IMPACT EFFECT
DE69817745D1 (en) Non-tempered low-fat fat compositions
AU4251101A (en) Synergistic herbicidal methods and compositions
IT1310674B1 (en) BODY SELECTION EQUIPMENT FOR FLAP HINGES.
DE29501632U1 (en) Device for hand drills
HK1043844A1 (en) Multimedia I/O interface device for use at entertainment events
DE9309880U1 (en) Switching device for hand tools or hand tools
KR940019013U (en) Golf bench
DE29601764U1 (en) Triangle-fold combination for the golf back swing
DE29504056U1 (en) Attachment device for hand drills
TW309781U (en) All purpose hitting practicing device

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): JP

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH DE DK ES FR GB GR IE IT LU MC NL PT SE

COP Corrected version of pamphlet

Free format text: PAGES 5/19-8/19,14/19 AND 15/19,DRAWINGS,REPLACED BY NEW PAGES BEARING THE SAME NUMBER;DUE TO LATE TRANSMITTAL BY THE RECEIVING OFFICE

AK Designated states

Kind code of ref document: A3

Designated state(s): JP

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): AT BE CH DE DK ES FR GB GR IE IT LU MC NL PT SE

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WWE Wipo information: entry into national phase

Ref document number: 1993911389

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1993911389

Country of ref document: EP

WWW Wipo information: withdrawn in national office

Ref document number: 1993911389

Country of ref document: EP