WO1991001024A3 - A method and apparatus for information management in a computer system - Google Patents
A method and apparatus for information management in a computer systemInfo
- Publication number
- WO1991001024A3 WO1991001024A3 PCT/US1990/003680 US9003680W WO9101024A3 WO 1991001024 A3 WO1991001024 A3 WO 1991001024A3 US 9003680 W US9003680 W US 9003680W WO 9101024 A3 WO9101024 A3 WO 9101024A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- memory
- information management
- executive
- operating system
- peripheral storage
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
- G06F12/0615—Address space extension
- G06F12/063—Address space extension for I/O modules, e.g. memory mapped I/O
Abstract
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US37469189A | 1989-06-30 | 1989-06-30 | |
US374,691 | 1989-06-30 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO1991001024A2 WO1991001024A2 (en) | 1991-01-24 |
WO1991001024A3 true WO1991001024A3 (en) | 1991-05-16 |
Family
ID=23477831
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US1990/003680 WO1991001024A2 (en) | 1989-06-30 | 1990-06-28 | A method and apparatus for information management in a computer system |
Country Status (3)
Country | Link |
---|---|
JP (1) | JPH04506425A (en) |
AU (1) | AU5941890A (en) |
WO (1) | WO1991001024A2 (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2703417B2 (en) * | 1991-04-05 | 1998-01-26 | 富士通株式会社 | Receive buffer |
JP4616763B2 (en) * | 2005-12-14 | 2011-01-19 | レノボ・シンガポール・プライベート・リミテッド | Device controller setting method and computer system |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4456971A (en) * | 1981-02-09 | 1984-06-26 | Sony Corporation | Semiconductor RAM that is accessible in magnetic disc storage format |
US4617624A (en) * | 1984-04-16 | 1986-10-14 | Goodman James B | Multiple configuration memory circuit |
US4791564A (en) * | 1984-05-07 | 1988-12-13 | Sharp Kabushiki Kaisha | Random access memory file apparatus for personal computer with external memory file |
US4896262A (en) * | 1984-02-24 | 1990-01-23 | Kabushiki Kaisha Meidensha | Emulation device for converting magnetic disc memory mode signal from computer into semiconductor memory access mode signal for semiconductor memory |
US4958315A (en) * | 1985-07-02 | 1990-09-18 | The United States Of America As Represented By The Secretary Of The Navy | Solid state electronic emulator of a multiple track motor driven rotating magnetic memory |
-
1990
- 1990-06-28 JP JP50966190A patent/JPH04506425A/en active Pending
- 1990-06-28 AU AU59418/90A patent/AU5941890A/en not_active Abandoned
- 1990-06-28 WO PCT/US1990/003680 patent/WO1991001024A2/en unknown
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4456971A (en) * | 1981-02-09 | 1984-06-26 | Sony Corporation | Semiconductor RAM that is accessible in magnetic disc storage format |
US4896262A (en) * | 1984-02-24 | 1990-01-23 | Kabushiki Kaisha Meidensha | Emulation device for converting magnetic disc memory mode signal from computer into semiconductor memory access mode signal for semiconductor memory |
US4617624A (en) * | 1984-04-16 | 1986-10-14 | Goodman James B | Multiple configuration memory circuit |
US4791564A (en) * | 1984-05-07 | 1988-12-13 | Sharp Kabushiki Kaisha | Random access memory file apparatus for personal computer with external memory file |
US4958315A (en) * | 1985-07-02 | 1990-09-18 | The United States Of America As Represented By The Secretary Of The Navy | Solid state electronic emulator of a multiple track motor driven rotating magnetic memory |
Also Published As
Publication number | Publication date |
---|---|
AU5941890A (en) | 1991-02-06 |
WO1991001024A2 (en) | 1991-01-24 |
JPH04506425A (en) | 1992-11-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0827065A3 (en) | Method and system for sharing storage device via mutually different interfaces | |
CA2080401A1 (en) | Network system and its software management method | |
GB2299186B (en) | Data storage system and storage managing method | |
EP0902370A3 (en) | Dual storage controllers | |
EP2163962A3 (en) | Fiber channel connection storage controller | |
MY112390A (en) | Memory systems with data storage redundancy management | |
EP0566968A3 (en) | Method and system for concurrent access during backup copying of data. | |
WO1993023811A3 (en) | Open architecture interface storage controller | |
AU1546095A (en) | Data exchange system comprising portable data processing units | |
WO1997049023A3 (en) | Dynamic device driver | |
EP1411432A3 (en) | Storage system for data back-up in a heterogeneous computer system | |
CA2145678A1 (en) | Command System | |
EP0393722A3 (en) | Memory access control circuit for graphic controller | |
AU1447295A (en) | Virtual memory management system and method using data compression | |
WO1999003098A3 (en) | Improved interfaces for an open systems server providing tape drive emulation | |
WO1998055910A3 (en) | Apparatus and method for secure device addressing | |
MY121704A (en) | External storage apparatus and control apparatus thereof, and data transmission/reception apparatus | |
AU7127496A (en) | Computer system for data management and method for operating said system | |
EP0061324A3 (en) | Computer memory management | |
EP0382358A3 (en) | Full address and odd boundary direct memory access controller | |
CA2239168A1 (en) | Method and system for data transfer | |
ATE23928T1 (en) | WORD PROCESSING SYSTEM. | |
WO1991001024A3 (en) | A method and apparatus for information management in a computer system | |
GB2341466B (en) | Redundancy implementation on object oriented data storage device | |
WO1998030948A3 (en) | Apparatus and method for operably connecting a processor cache to a digital signal processor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AT AU BB BG BR CA CH DE DK ES FI GB HU JP KP KR LK LU MC MG MW NL NO RO SD SE SU |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): AT BE BF BJ CF CG CH CM DE DK ES FR GA GB IT LU ML MR NL SE SN TD TG |
|
AK | Designated states |
Kind code of ref document: A3 Designated state(s): AT AU BB BG BR CA CH DE DK ES FI GB HU JP KP KR LK LU MC MG MW NL NO RO SD SE SU |
|
AL | Designated countries for regional patents |
Kind code of ref document: A3 Designated state(s): AT BE BF BJ CF CG CH CM DE DK ES FR GA GB IT LU ML MR NL SE SN TD TG |
|
CFP | Corrected version of a pamphlet front page |
Free format text: ABSTRACT SUBSTITUTED FOR CORRECT ABSTRACT |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
NENP | Non-entry into the national phase |
Ref country code: CA |