|Publication number||USRE43863 E1|
|Application number||US 13/069,147|
|Publication date||11 Dec 2012|
|Filing date||22 Mar 2011|
|Priority date||26 Jun 2003|
|Publication number||069147, 13069147, US RE43863 E1, US RE43863E1, US-E1-RE43863, USRE43863 E1, USRE43863E1|
|Inventors||Wayne Lawrence Felts|
|Original Assignee||Seagate Technology Llc|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (49), Classifications (6), Legal Events (1)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This application is a divisional reissue application of Ser. No. 12/840,963 filed on Jul. 21, 2010, which is a reissue application of U.S. Pat. No. 7,404,073.
This invention relates generally to the field of processor based devices and more particularly, but not by way of limitation, to a method and apparatus for transitioning between startup code and application code during initialization of a processor based device.
Programmable processors continue to be increasingly used in a wide variety of consumer goods and commercial equipment. A processor based device commonly includes a processor and a memory in which application code is stored. During operation, the processor executes programming steps of the application code to control the operation of the device.
Advantages of the use of programmable processors over hardwired logic circuits include reductions in cost, ease of manufacturability, and the ability to make subsequent modifications to the application code to enhance functionality without the need to modify device hardware/mechanical configurations.
A processor based device can be initialized (turned on and made ready for operation) using startup code provided from a boot random access memory (ROM) (RAM) or other memory location. The startup code enables the processor to prepare the device for normal operation, including such steps as activating various components of the device, loading the application code, etc. The processor transitions from execution of the startup code to the application code to finalize the initialization process.
When the device includes an electrical load (such as a motor) that is controlled by the processor, it is sometimes desirable that the startup code include steps to initiate operational control of the load and then hand off the control of the load to the application code.
For example, in systems that require some amount of elapsed time to prepare the load for operation (e.g., a laser or other light source, a capacitive load, etc), initiating operation of the electrical load before the application code is fully loaded may reduce the overall time to place the device in an operational ready state.
In some types of devices it is necessary to activate the electrical load in order to be able to access the application code. For example, in data storage devices the application code can be stored on a data storage medium that is rotated by a motor and accessed by a data transducing head. In such systems the startup code includes programming steps to activate the motor and the head to retrieve the application code from the medium.
Transitioning between startup code and application code while maintaining operational control of an electrical load of a device can be a complex operation. Such handoffs can be carried out in stages, whereby portions of both the application code and the startup code are sequentially executed. The processor “jumps” back and forth between the startup code and the application code, so that the startup code is gradually phased out as the application code fully takes over.
Such phasing in of the application code can add to the overall initialization time, as well as increase the difficulty in upgrading the application code since there is a danger that the upgraded application code may not handshake properly with the startup code during the initialization process.
Thus, while various approaches to transitioning between startup code and application code can be used, there nevertheless remains a continued need for improvements that carry out such handoffs in an efficient and effective manner. It is to such improvements that the present invention is directed.
As embodied herein and as claimed below, the present invention is generally directed to a method and apparatus for initializing a processor based device having a processor that controls an electrical load, such as a motor.
In accordance with preferred embodiments, the method preferably comprises initiating operational control of the electrical load with startup code executed by the processor.
Processor control is subsequently released so that the electrical load operates in an open control mode while the startup code is displaced with application code. That is, a short blackout period is enacted during which processor control functions are suspended and the processor undergoes a “brain transplant” code swapping operation. The load continues to operate during the blackout period using settings established by the processor prior to blackout.
Processor operational control of the load is then resumed using the application code, and the device enters a normal operational mode.
Preferably, the startup code is supplied from a boot read only memory (ROM), and the controlling step comprises loading the startup code into a first memory location accessed by the processor. The controlling step further preferably comprises loading the application code into a second memory location accessible by the processor.
The electrical load preferably comprises a spindle motor that supports a data storage medium, so that the controlling step comprises using the motor to rotate the data storage medium at an operational velocity and retrieving the application code from the rotating data storage medium.
Consistent with the foregoing discussion, the apparatus preferably comprises an electrical load, a memory location, and a programmable processor coupled to the memory location and adapted to control the load.
During an initialization process, the processor executes startup code loaded into the memory location to initiate operational control of the load, temporarily releases operational control of the electrical load so that the electrical load continues to operate in an open control mode while the startup code in the memory location is displaced with application code, and then resumes operational control of the electrical load using the application code.
In this way, the time required to place the device into an operational ready mode is significantly reduced. Subsequent modifications to the application code and/or the startup code are less likely to interfere with the initialization process, since an abrupt brain transplant operation is carried out in lieu of a prolonged handshaking approach wherein the startup code is gradually phased out and the application code is gradually phased in while attempting to maintain processor control of the operating load.
These and various other features and advantages that characterize the claimed invention will be apparent upon reading the following detailed description and upon review of the associated drawings.
To provide an illustrative environment in which various preferred embodiments of the present invention can be advantageously practiced,
The data storage device 100 includes a head/disc assembly (HDA) 101 comprising substantially all of the active mechanical components of the device 100. A printed circuit board, PCB (mounted to the underside of the HDA 101 and thus not visible in
The HDA 101 includes a rigid base deck 102 which cooperates with a top cover 104 (shown in partial cutaway) to form a sealed housing. A spindle motor 106 is mounted within the housing to rotate one or more data storage discs 108 at a constant high speed in rotational direction 109. A rotary actuator assembly 110 supports a corresponding array of data transducing heads 112 used to write data to and read data from concentric tracks defined on the disc surfaces.
The heads 112 are moved across the disc surfaces by the controlled application of current to a coil 114 of a voice coil motor (VCM) 116. When the device 100 is deactivated, the heads 112 come to rest on texturized landing zones located near the innermost diameters of the discs 108, and the actuator is latched using a magnetic toggle latch 118.
As each track 120 includes both servo sectors 122 and data sectors 124, the device 100 employs what is referred to as an embedded servo scheme. It will be contemplated that there are 200 such servo sectors 122 on each track, so that a selected head 112 following the track 120 in
The format of the servo sectors 122 will depend in part upon the specific configuration of the drive electronics. An exemplary format is shown in
The AGC field 126 includes an oscillating (2T) pattern used to set the gain to normalize readback signals for remaining portions of the servo sector 122. The sync field 127 is a unique pattern the detection of which indicates the presence of the servo sector 122. The Gray code field 128 provides a track address (radial position), the index field 129 indicates angular position with respect to an index position (zero angular degrees) and the position field 130 provides intra-track positioning information.
A hardware interface (P/F) block 138 communicates with a host device (not shown) and includes a buffer 140 comprising a memory space to accommodate the temporary storage of data during transfer operations between the host and the discs 108. The buffer 140 also stores application code utilized during normal operation of the device 100. The application code is retrieved from the discs 108 and loaded into the buffer 140 during the initialization process.
Before discussing preferred methodologies for loading and using the startup code and the application code, it will be helpful to briefly review additional aspects of the device 100.
A demodulation (demod) circuit conditions readback signals from the servo sectors 122 (
The decode block 156 includes a hardware manager and registers that operate to provide the processor 132 with servo control data and position data from the processed servo readback signals. The servo control data provide disc surface coordinate information (i.e., track address, angular position, sectors to go until index, etc.) from the GC and index fields 130, 132. The position data identify the position of the head 112 with respect to track width (e.g., +10% of track width from track center, etc.) using the position fields 134. With reference back to
The processor 132 outputs current command signals to a coil driver circuit 158. The coil driver circuit 158 forms a portion of the motor control block 148 and preferably incorporates an H-bridge driver configuration as shown in
The bemf detection circuit outputs zero crossing (ZX) signals to a commutation circuit 182 when the voltage on selected phases of the motor 106 cross over the voltage at a center tap of the motor. The commutation circuit 182 applies commutation timing signals to the spindle driver 178 to time the application of each subsequent drive pulse.
The switching devices are selectively engaged in turn to cause current to flow from a voltage source 202 into a first phase, through a center tap (CT) node 204 and out a second phase to a motor voltage sense node (VM) 206, across a sense resistor (RS) 208 and to ground terminal 170.
The magnitude of each current pulse is controlled by an input current limit value supplied by the control logic to a digital to analog converter (DAC) 210. The DAC 210 converts this value to an analog voltage which is supplied to a negative input terminal of operational amplifier (opamp) 212. The voltage at VM node 206 is supplied to a positive input terminal of the opamp 212. The low side switching device (e.g., AL, BL or CL MOSFET 192, 196, 200) during a given commutation state is modulated to maintain the voltage at the VM node 206 nominally equal to the reference voltage supplied by the DAC 210.
Preferably, acceleration of the spindle motor 106 includes steps of detecting the initial state of the motor, and then applying short duration pulses to accelerate the motor 106 until an intermediate velocity is reached. The intermediate velocity comprises a velocity at which bemf generated by the spindle motor 106 at a sufficient level so as to be readily detected by the bemf detection circuitry 180. An exemplary intermediate velocity may be around 1,000 rpm, depending upon the construction of the spindle motor 106.
At this point a handoff is made to the bemf detection circuitry 180 and the commutation circuit 182 to electrically commutate the motor until the final operational velocity is nominally reached (e.g., 10,000 rpm). This latter acceleration phase is preferably carried out using a table of current limit values that are sequentially applied to the DAC 210 by the control logic 176. The current limit values are successively decreased as the motor velocity increases until the final operational velocity is reached.
As the motor 106 approaches the operational velocity, the processor 132 switches to what is sometimes referred to as sensor based motor speed control. This is a control mode whereby the velocity of the motor 106 is continually measured in relation to the rate of receipt of the zero crossing (ZX) pulses. The current limit values supplied to the DAC 210 are adjusted in relation to the measured velocity to nominally reach and maintain the motor 106 at the operational velocity.
Finally, the processor 132 commands a switchover to what is referred to as embedded motor speed control, which is the control mode carried out during normal read and write operations of the device 100. Embedded motor speed control generally provides a higher level of accuracy over sensor based mode control, and involves the synchronization (frequency locking) of the spindle motor to the timing marks in the servo sectors 122.
That is, during embedded motor speed control the velocity of the motor 106 is determined in relation to the rate at which the timing marks are detected (200 per revolution in the present example). Appropriate current limit values are continuously supplied to the DAC 210 in relation to the detected velocity of the motor 106 from the timing marks. Embedded speed control thus includes operation on the part of the processor 132 to provide the timing mark information from the servo loop 150 to the control logic block 176 of the spindle motor control circuitry.
Having now concluded an overview of relevant portions of the device 100, preferred methodologies for the initialization of the device 100 will now be discussed. It will be readily apparent to those skilled in the art that the application code used to control the operation of the device 100 is relatively complex and can include one or more routines that concurrently control the operation of the spindle motor 106, the servo loop 150 and the read/write channel 142 to coordinate the transfer of data between the host and the discs 108.
While the application code could be stored in a separate non-volatile integrated circuit memory device, the presence of an existing, very large non-volatile memory space (i.e., the disc recording surfaces) can be used to store at least portions of the application code (including adaptive operational parameters) in the data sectors 124 on guard tracks outside the user-accessible recording areas of the disc surfaces.
While advantageously reducing parts counts and unit costs, such a scheme uses the startup sequence to energize the spindle motor 106 and the VCM 116, move the appropriate head or heads 112 to the guard tracks, and retrieve the application code to the buffer 140.
It will be noted that such schemes should carefully transition control of the various operating subsystems (servo control, spindle motor control, read/write channel control, etc.) from the startup code to the application code without adversely affecting the operation of the device 1 00 100. Preferably, such scheme also should ensure that subsequent upgrades to the startup code and/or the application code maintain the necessary compatibility between these respective code sets to prevent a failure condition (a “crash”) in the device during the initialization process.
Accordingly, preferred embodiments of the present invention provide a novel initialization approach that is descriptively referred to as a “brain transplant” technique. Instead of maintaining processor control of the active subsystems (electrical loads) while phasing out the startup code and phasing in the application code, the transplant approach generally involves establishing a short “blackout” period during which processor control is released, the spindle motor 106 and the VCM 116 are left operating in an open control mode, and the respective code systems are quickly swapped. Such a sequence is generally represented by
As shown by Step 1 in
The physical embodiment of the MEM 1 location 220 will vary depending on the hardware configuration of the device 100 as well as the code itself; for purposes of the presently discussed embodiment, with reference again to
During step 2 in
The MEM 2 location 222 preferably represents a staging area where code can be stored but not necessarily executed by the processor; thus, MEM 2 represents a location where code can be temporarily stored pending transfer to MEM 1. Preferably, the MEM 2 location 222 represents portions of the buffer 140, although this is not limiting. As shown in
Because of programming space constraints, the startup code preferably is configured to provide sufficient control of the servo and spindle control circuits to successfully transfer the application code to the MEM 2 location 222, but may not include all of the available adaptive features and aspects (e.g., adaptive parameters of the filter 152,
Once the application code has been successfully loaded into the MEM 2 location 222, the sequence moves to Step 3, wherein the brain transplant operation occurs. Generally, during this step processor control of the HDA 10.1 is suspended (released), the application code (or at least an initial portion thereof) is moved to the MEM 1 location 220, and the startup code is displaced (removed, overwritten, or otherwise ignored) from the MEM 1 location.
Once the transfer of the application code to the MEM 1 location 220 is successfully completed, Step 4 of
It will be recognized based on the foregoing discussion that placing the spindle motor 106 and VCM 116 into a suspended processor control configuration, even for a short time, will likely result in some amount of spindle motor speed variation and VCM position drift. Position and timing synchronization may be lost and, if sufficient care is not taken, damage to the device I 00 may occur.
In preferred embodiments, the amount of speed variation in the spindle motor 106 during the blackout period is reduced by having the processor 132 load a predetermined current limit value to the DAC 210 (
This bemf-based commutation control relies on the gross detection of the zero crossing points to time the next commutation state transitions (i.e., the application of the next current pulses). Thus, motor speed will be maintained to a degree since the circuitry will adjust the timing of the pulses, but the magnitudes of the current pulses applied to the commutation states will generally remain fixed in relation to the pre-established current limit value.
In this way, spindle motor speed may drift during the blackout period by some amount (e.g., ±20% of nominal speed), but the motor will still be operating in a range sufficient to maintain the aerodynamic flight of the heads 112 and to enable a relatively fast re-synchronization with the servo timing marks after processor control is resumed.
Preventing or reducing VCM drift is preferably carried out in a number of alternative ways. In one preferred approach, just before disengagement of the processor the average amount of bias current being applied at that point to nominally maintain the selected head 112 over the corresponding guard band track is determined. The processor 132 then commands this value to the coil driver 158 (
In another approach, just before disengagement of the processor 132 a seek operation is commanded to move the actuator 110 against an inner or outer limit stop (mechanisms used to limit the stroke of the actuator 110 as shown at 224, 226 in
In another alternative approach, the actuator 110 is moved to an area across the discs 108 previously determined to have little or no bias forces (due to flex circuit or windage effects), and either little or no current is applied to the coil 114 so that the heads 112 remain in the same general vicinity during the black out period.
In a worst case scenario, the actuator 110 is commanded to park the heads (such as on the landing zones in
Regardless of the particular alternatives that are selected to effect open mode control, it will be noted that the spindle motor 106 and the VCM 116 continue to operate during the blackout period, but without processor intervention. This allows the code swap to occur quickly without the need to perform processor operational commands for the rest of the device 100 until after the swap is completed.
It will be noted that the startup code is configured to place the various electrical loads in the aforedesrcribed aforedescribed open control mode as the substantially finals. final executed steps of the startup code. The last instruction of the startup code preferably instructs the processor 132 to perform the code swap and execute the first instruction of the loaded application code.
The initial instructions of the loaded application code operate to enable the processor to quickly resume control of the electrical loads. While the particular steps will depend upon the configuration of the device 100, in a preferred embodiment the application code generally first instructs the spindle motor control circuitry 148 to resume sensor based motor speed control.
This results in the control logic block 176 determining the actual motor velocity in relation to the zero crossing (ZX) signals from the bemf detection circuitry 180 and adjusting the DAC 210 to bring the motor velocity back up to a value approximating the operational velocity.
Next, the servo loop 150 initiates a synchronization of the demodulation circuit 146 (a “demod sync”), which involves decoding the Gray code (track address) and the timing marks to acquire and thereafter continually track the radial and angular position of the selected head with respect to the associated disc 108. More particularly, the demod sync operation enables the servo loop hardware to locate (and thereafter track) the head 112 with respect to the associated disc 108.
When the blackout period involves parking the actuator 110 or biasing the actuator against one of the limit stops 224, 226, it may be necessary to first advance the heads 112 out over the disc recording surfaces in order to allow the servo loop 150 to begin transducing the servo sectors 122 on the disc 108.
Depending upon the configuration of the device 100, it may take multiple revolutions of the discs 108 and the successful detection of multiple index positions before the demod sync operation is declared successful. In the meantime, after the detection of just a few timing marks, an accurate determination of the existing rotational velocity of the motor 106 can be achieved. Thus, the processor switches over to embedded motor based control during the demod sync operation.
Finally, once both the motor control circuitry 148 indicates that both the spindle motor 106 and VCM 116 have acquired synchronization and are in a ready state, the processor proceeds with remaining portions of the application code and the device 100 enters normal operation (step 4 of
Assuming that the code swap can be carried out in around 0.5 milliseconds, ms (0.5×10−3 seconds), and the demod sync operation can be successfully carried out in around another 24.5 ms (i.e., a little over four revolutions of the discs 108 at a rotational speed of 10,000 rpm, or about 6 ms/rev), the total transition from startup to application code can be completed in about 25 ms. This has been found to be one or more orders of magnitude faster than existing phased-in code swapping approaches that attempt to maintain processor control throughout, and represents significant reductions in overall device initialization time.
At step 252, an initialization command is received, resulting in the loading and execution of the startup code (from ROM 136 to MEM 1,
During the execution of the startup code, as shown by step 254, the processor 132 initiates processor controlled operation of one or more electrical loads of the device (in this case the spindle motor 106, the VCM 116, the associated control circuitry 148, the read/write channel 142, etc.).
At step 256, the application code is preferably accessed and loaded into a second memory location (MEM 2,
While presently preferred embodiments have been directed to a data storage device, the present invention as claimed below is riot not necessarily so limited. Rather, any number of different types of processor based devices that utilize electrical loads that are controlled by the processor (such as lasers or other light sources, robotic systems, capacitive and inductive charging systems, other types of motor based systems, etc.) are contemplated as being well within the scope of the present disclosure.
It will now be understood that the present invention (as embodied herein and as claimed below) is generally directed to a method and apparatus for initializing a processor based device 100 having a processor 132 that controls an electrical load, such as a motor 106, 116.
In accordance with preferred embodiments, the method preferably comprises controlling the electrical load with startup code executed by the processor. Processor control is next released so that the electrical load operates in an open control mode while the startup code is displaced with application code. Processor control of the electrical load is then reinstated using the application code.
Preferably, the startup code is supplied from a boot read only memory (ROM) 136, and the controlling step comprises loading the startup code into a first memory location 220 accessed by the processor. Moreover, the controlling step further preferably comprises loading the application code into a second memory location 222 accessible by the processor.
The electrical load preferably comprises a spindle motor 106 that supports a data storage medium 108, so that the controlling step comprises using the motor to rotate the data storage medium at an operational velocity and retrieving the application code from the rotating data storage medium.
The apparatus preferably comprises an electrical load 106, 116, a memory location 134, 140, 220, and a programmable processor 132 coupled to the memory location and adapted to control the electrical load
During an initialization process 250 the processor executes startup code loaded into the memory location to initiate operational control of the load, temporarily releases operational control of the electrical load so that the electrical load continues to operate in an open control mode while the startup code in the memory location is displaced with application code, and resumes operational control of the electrical load using the application code.
For purposes of the appended claims and consistent with the foregoing discussion, the term “open control mode” will be understood to include a mode of operation whereby the electrical load continues to operate using settings established by the processor prior to the release of processor control and without further processor regulation or intervention, a mode that is not under processor control or simply a mode that is not under any control.
The term “operational control” will be understood to include a mode of operation whereby the processor engages in continual active regulation, intervention or verification to maintain the continued operation of the load, or simply a mode where the processor controls the load.
It will be clear that the present invention is well adapted to attain the ends and advantages mentioned as well as those inherent therein. While presently preferred embodiments have been described for purposes of this disclosure, numerous changes may be made which will readily suggest themselves to those skilled in the art and which are encompassed in the appended claims.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US4130769 *||31 Oct 1975||19 Dec 1978||Canon Kabushiki Kaisha||Brushless DC motor|
|US4169990 *||1 Jun 1977||2 Oct 1979||General Electric Company||Electronically commutated motor|
|US4405885 *||20 Jul 1981||20 Sep 1983||Matsushita Electric Industrial Co., Ltd.||Brushless dc motor|
|US4531079 *||26 May 1983||23 Jul 1985||Papst-Motoren Gmbh & Co. Kg||Brushless DC drive motor for signal recording means|
|US4631459 *||3 Dec 1985||23 Dec 1986||Matsushita Electric Industrial Co., Ltd.||Brushless DC motor|
|US4633150 *||3 Dec 1985||30 Dec 1986||Matsushita Electric Industrial Co., Ltd.||Driving circuit for brushless DC motors|
|US4712050 *||30 Jan 1987||8 Dec 1987||Hitachi, Ltd.||Control system for brushless DC motor|
|US4742282 *||13 Oct 1986||3 May 1988||Sanyo Electric Co., Ltd.||Brake pulse forming circuit for a video tape recorder|
|US4748386 *||10 Sep 1986||31 May 1988||Sanyo Electric Co., Ltd.||Controller of brushless DC motor|
|US4888533 *||22 Feb 1988||19 Dec 1989||Matsushita Electric Ind Co Ltd||Brushless DC motor|
|US4896807 *||15 Apr 1988||30 Jan 1990||Quad/Tech, Inc.||Web guide apparatus|
|US4926101 *||20 Jul 1989||15 May 1990||Kabushiki Kaisha Toshiba||DC motor stop detector and DC motor brake apparatus|
|US4992710 *||29 Jun 1990||12 Feb 1991||Seagate Technology, Inc.||Position detection for a brushless DC motor with sample time optimization|
|US5001405 *||27 Sep 1989||19 Mar 1991||Seagate Technology, Inc.||Position detection for a brushless DC motor|
|US5010283 *||12 Jan 1990||23 Apr 1991||Sankyo Seiki Mfg. Co., Ltd.||Motor control circuit|
|US5028852 *||21 Jun 1990||2 Jul 1991||Seagate Technology, Inc.||Position detection for a brushless DC motor without hall effect devices using a time differential method|
|US5117165 *||29 Jun 1990||26 May 1992||Seagate Technology, Inc.||Closed-loop control of a brushless DC motor from standstill to medium speed|
|US5159246 *||16 Aug 1991||27 Oct 1992||Victor Company Of Japan, Ltd.||Detection of relative position between magnetic pole and drive coil in brushless DC motor|
|US5166583 *||30 Nov 1990||24 Nov 1992||Goldstar Co., Ltd.||Driving methods and driving circuits for brushless dc motors without rotor position sensors|
|US5184038 *||20 Feb 1992||2 Feb 1993||Kawasaki Jukogyo Kabushiki Kaisha||Method of coupling magnetic position detecting device with brushless dc motor and the coupling structure thereof|
|US5189574 *||3 Nov 1989||23 Feb 1993||Kabushiki Kaisha Toshiba||Flexible information storing disk apparatus having laminar air flow|
|US5254914 *||29 Jun 1990||19 Oct 1993||Seagate Technology, Inc.||Position detection for a brushless DC motor without Hall effect devices using a mutual inductance detection method|
|US5274310 *||23 Jan 1992||28 Dec 1993||Kabushikigaisha Sekogiken||High-speed DC motor with added charge voltage|
|US5285135 *||23 Sep 1992||8 Feb 1994||Sgs-Thomson Microelectronics, Inc.||Automatic adjustment of commutation delay for brushless DC motor for improved efficiency|
|US5298839 *||2 Apr 1993||29 Mar 1994||Fujitsu Limited||Electrical angle control system for a brushless DC motor in a magnetic disk apparatus|
|US5334917 *||28 Aug 1992||2 Aug 1994||W. Schlafhorst Ag & Co.||System and method for optimally driving a DC motor|
|US5343127 *||30 Oct 1992||30 Aug 1994||Sgs-Thomson Microelectronics, S.R.L.||Start-up procedure for a brushless, sensorless motor|
|US5378976 *||12 Apr 1993||3 Jan 1995||Matsushita Electric Industries Co., Ltd.||Brushless DC motor without a position sensor|
|US5397972 *||8 Mar 1994||14 Mar 1995||Sgs-Thomson Microelectronics, S.R.L.||Start-up procedure for a brushless, sensorless motor|
|US5428276||24 Jan 1994||27 Jun 1995||Sgs-Thomson Microelectronics, Inc.||Automatic adjustment of commutation delay for brushless DC motor for improved efficiency|
|US5541488||11 Apr 1994||30 Jul 1996||Sundstrand Corporation||Method and apparatus for controlling induction motors|
|US5631999||6 Sep 1995||20 May 1997||Seagate Technology Inc.||Adaptive compensation for hard disc drive spindle motor manufacturing tolerances|
|US5703449||14 Mar 1996||30 Dec 1997||Seiko Epson Corporation||Controller for brushless DC motor without position sensor|
|US5777448||23 Aug 1996||7 Jul 1998||Kabushiki Kaisha Toshiba||Circuit for controlling brushless DC motor|
|US5780983||27 Mar 1996||14 Jul 1998||Seiko Epson Corporation||Brushless DC motor drive apparatus|
|US5841252||31 Mar 1995||24 Nov 1998||Seagate Technology, Inc.||Detection of starting motor position in a brushless DC motor|
|US5870363||25 Oct 1996||9 Feb 1999||Oak Technology, Inc.||Optical disk motor servo and method for closed loop speed control|
|US5929577||17 Nov 1997||27 Jul 1999||Unitrode Corporation||Brushless DC motor controller|
|US5963706||23 Oct 1997||5 Oct 1999||Baik; Edward Hyeen||Control system for multi-phase brushless DC motor|
|US5982119||2 Jan 1997||9 Nov 1999||Matsushita Electric Industrial Co., Ltd.||Motor drive apparatus including braking means|
|US5982571||30 Jun 1997||9 Nov 1999||Quantum Corporation||Disk drive with closed loop commutator and actuator oscillator|
|US5998946||8 Jun 1998||7 Dec 1999||Daewoo Electronics Co., Ltd.||Method and apparatus for controlling a rotation of a sensorless and brushless DC motor|
|US6078158||4 Dec 1998||20 Jun 2000||International Business Machines Corporation||Disk drive motor spin-up control|
|US6160367||6 Jul 1999||12 Dec 2000||Matsushita Electric Industrial Co., Ltd.||Apparatus and method for driving motor|
|US6405311 *||28 Jul 1998||11 Jun 2002||Compaq Computer Corporation||Method for storing board revision|
|US20020167287 *||28 Sep 2001||14 Nov 2002||Seagate Technology Llc||Closed loop spindle motor acceleration control in a disc drive|
|US20040003223 *||27 Jun 2002||1 Jan 2004||Microsoft Corporation||Apparatus and method to decrease boot time and hibernate awaken time of a computer system|
|US20040019776 *||21 Mar 2003||29 Jan 2004||Fujitsu Limited||Program boot method for hard disk controller, hard disk controller and hard disk drive, and control program for hard disk controller|
|US20040078679 *||28 Jun 2002||22 Apr 2004||Cagle John M.||Autonomous boot failure detection and recovery|
|U.S. Classification||713/100, 713/2, 713/320, 713/300, 713/1|