USRE42974E1 - CMOS active pixel sensor type imaging system on a chip - Google Patents

CMOS active pixel sensor type imaging system on a chip Download PDF

Info

Publication number
USRE42974E1
USRE42974E1 US12/421,477 US42147709A USRE42974E US RE42974 E1 USRE42974 E1 US RE42974E1 US 42147709 A US42147709 A US 42147709A US RE42974 E USRE42974 E US RE42974E
Authority
US
United States
Prior art keywords
photoreceptors
integrated
substrate
array
camera device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US12/421,477
Inventor
Eric R. Fossum
Robert Nixon
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
California Institute of Technology CalTech
Original Assignee
California Institute of Technology CalTech
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=27359283&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=USRE42974(E1) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Priority claimed from US08/188,032 external-priority patent/US5471515A/en
Priority claimed from US08/789,608 external-priority patent/US5841126A/en
Application filed by California Institute of Technology CalTech filed Critical California Institute of Technology CalTech
Priority to US12/421,477 priority Critical patent/USRE42974E1/en
Application granted granted Critical
Publication of USRE42974E1 publication Critical patent/USRE42974E1/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C19/00Digital stores in which the information is moved stepwise, e.g. shift registers
    • G11C19/28Digital stores in which the information is moved stepwise, e.g. shift registers using semiconductor elements
    • G11C19/282Digital stores in which the information is moved stepwise, e.g. shift registers using semiconductor elements with charge storage in a depletion layer, i.e. charge coupled devices [CCD]
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C19/00Digital stores in which the information is moved stepwise, e.g. shift registers
    • G11C19/28Digital stores in which the information is moved stepwise, e.g. shift registers using semiconductor elements
    • G11C19/282Digital stores in which the information is moved stepwise, e.g. shift registers using semiconductor elements with charge storage in a depletion layer, i.e. charge coupled devices [CCD]
    • G11C19/285Peripheral circuits, e.g. for writing into the first stage; for reading-out of the last stage
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144Devices controlled by radiation
    • H01L27/146Imager structures
    • H01L27/14601Structural or functional details thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144Devices controlled by radiation
    • H01L27/146Imager structures
    • H01L27/14601Structural or functional details thereof
    • H01L27/1462Coatings
    • H01L27/14621Colour filter arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144Devices controlled by radiation
    • H01L27/146Imager structures
    • H01L27/14643Photodiode arrays; MOS imagers
    • H01L27/14645Colour imagers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144Devices controlled by radiation
    • H01L27/146Imager structures
    • H01L27/14643Photodiode arrays; MOS imagers
    • H01L27/14654Blooming suppression
    • H01L27/14656Overflow drain structures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144Devices controlled by radiation
    • H01L27/146Imager structures
    • H01L27/148Charge coupled imagers
    • H01L27/14831Area CCD imagers
    • H01L27/14843Interline transfer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144Devices controlled by radiation
    • H01L27/146Imager structures
    • H01L27/148Charge coupled imagers
    • H01L27/14831Area CCD imagers
    • H01L27/1485Frame transfer
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/60Noise processing, e.g. detecting, correcting, reducing or removing noise
    • H04N25/616Noise processing, e.g. detecting, correcting, reducing or removing noise involving a correlated sampling function, e.g. correlated double sampling [CDS] or triple sampling
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/60Noise processing, e.g. detecting, correcting, reducing or removing noise
    • H04N25/65Noise processing, e.g. detecting, correcting, reducing or removing noise applied to reset noise, e.g. KTC noise related to CMOS structures by techniques other than CDS
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/60Noise processing, e.g. detecting, correcting, reducing or removing noise
    • H04N25/67Noise processing, e.g. detecting, correcting, reducing or removing noise applied to fixed-pattern noise, e.g. non-uniformity of response
    • H04N25/671Noise processing, e.g. detecting, correcting, reducing or removing noise applied to fixed-pattern noise, e.g. non-uniformity of response for non-uniformity detection or correction
    • H04N25/677Noise processing, e.g. detecting, correcting, reducing or removing noise applied to fixed-pattern noise, e.g. non-uniformity of response for non-uniformity detection or correction for reducing the column or line fixed pattern noise
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/70SSIS architectures; Circuits associated therewith
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/70SSIS architectures; Circuits associated therewith
    • H04N25/71Charge-coupled device [CCD] sensors; Charge-transfer registers specially adapted for CCD sensors
    • H04N25/75Circuitry for providing, modifying or processing image signals from the pixel array
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/70SSIS architectures; Circuits associated therewith
    • H04N25/76Addressed sensors, e.g. MOS or CMOS sensors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/02Details
    • H01L31/0216Coatings
    • H01L31/02161Coatings for devices characterised by at least one potential jump barrier or surface barrier
    • H01L31/02162Coatings for devices characterised by at least one potential jump barrier or surface barrier for filtering or shielding light, e.g. multicolour filters for photodetectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/02Details
    • H01L31/0232Optical elements or arrangements associated with the device
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N23/00Cameras or camera modules comprising electronic image sensors; Control thereof
    • H04N23/10Cameras or camera modules comprising electronic image sensors; Control thereof for generating image signals from different wavelengths

Definitions

  • the present invention relates to a single chip imaging sensor.
  • Imaging technology is the science of converting an image to a signal indicative thereof. Imaging systems have broad applications in many fields, including commercial, consumer, industrial, medical, defense and scientific markets.
  • the original image sensors included an array of photosensitive elements in series with switching elements. Each photosensitive element received an image of a portion of the scene being imaged. That portion is called a picture element or pixel.
  • the image obtaining elements produce an electrical signal indicative of the image plus a noise component.
  • Various techniques have been used in the art to minimize the noise, to thereby produce an output signal that closely follows the image.
  • CCD solid state charge coupled device
  • CCDs are mostly capacitive devices and hence dissipate very little power.
  • the major power dissipation in a CCD system is from the support electronics.
  • One reason for this problem is because of the realities of forming a CCD system.
  • CCD-based camcorder imaging systems typically operate for an hour on an 1800 mA-hr 6 V NiCad rechargeable battery, corresponding to 10.8 W of power consumption. Approximately 8 watts of this is dissipated in the imaging system. The rest is used by the tape recording system, display, and autofocus servos.
  • Space-based imaging systems often have similar problems.
  • the space based systems operate at lower pixel rates, but with a lower degree of integration, and typically dissipate 20 watts or more.
  • the CCD has many characteristics which cause it to act like a chip-sized MOS capacitor.
  • the large capacitance of the MOS device for example, requires large clock swings, AV, of the order of 5-15 V to achieve high charge transfer efficiency.
  • the clock drive electronics dissipation is proportional to C ⁇ V 2 f, and hence becomes large.
  • the need for various COD clocking voltages e.g. 7 or more different voltage levels leads to numerous power supplies with their attendant inefficiencies in conversion.
  • CDS correlated double sampling
  • ADC analog to digital converters
  • the inventors also noted other inefficiencies in imaging systems. These inefficiencies included fill factor inefficiencies, fixed pattern noise, clock pick up, temporal noise and large pixel size.
  • Active pixel sensors such as described in U.S. Pat. No. 5,471,515, the disclosure of which is incorporated by reference herein, use special techniques to integrate both the photodetector and the readout amplifier into the pixel area or adjacent the pixel area. This allows the signal indicative of the pixel to be read out directly. These techniques have enabled use of a logic family whose fabrication processes are compatible with CMOS. This has enabled the controlling circuitry to be made from CMOS or some other low power-dissipating logic family.
  • the inventors of the present invention have recognized techniques and special efficiencies that are obtained by specialized support electronics that are integrated onto the same substrate as the photosensitive element. Aspects of the present invention include integration, timing, control electronics, signal chain electronics, A/D conversion, and other important control systems integrated on the same substrate as the photosensitive element.
  • FIG. 1 shows a basic block diagram of a CMOS active pixel circuit
  • FIG. 2 shows a graph of typical APS cuantum efficiency
  • FIG. 3 shows the block diagram of the overall chip including drivers and controlling structures
  • FIGS. 4A and 4B show the timing diagrams for photogate operation and photodiode operation, respectively;
  • FIG. 5 shows FIGS. 5A and 5B show a schematic of the active pixel sensor unit cell and readout circuitry
  • FIG. 6 shows a timing diagram for setup and readout
  • FIG. 7 shows a drawing of an actual layout of the pixel and control circuitry
  • FIG. 8 shows a block diagram of a CMOS APS chip
  • FIG. 9 shows an exemplary pixel layout.
  • An active pixel sensor is herewith described with reference to FIGS. 1-4 .
  • FIG. 1 A block diagram of a CMOS active pixel circuit is shown in FIG. 1 .
  • the device has a pixel circuit 150 , and a column circuit 155 .
  • Incident photons pass through the photogate (“PG”) 100 in the pixel circuit 150 and generate electrons which are integrated and stored under PG 100 .
  • a number of the pixel circuits are arranged in each row of the circuit. One of the rows is selected for readout by enabling the row selection transistor 102 (“RS”).
  • the floating diffusion output node 104 (“FD”) is first reset by pulsing reset transistor (“RST”) 106 .
  • the resultant voltage on FD 104 is read out from the pixel circuitry onto the column bus 112 using the source follower 110 within the pixel.
  • the voltage on the column bus 112 is sampled onto a first holding capacitor 114 by pulsing transistor SHR 116 . This initial charge is used as the baseline.
  • the signal charge is then transferred to FD 104 by pulsing PG 100 low.
  • the voltage on FD 104 drops in proportion to the number of photoelectrons and the capacitance of FD.
  • the new voltage on the column bus 112 is sampled onto a second capacitor 118 by pulsing SHR 120 .
  • the difference between the voltages on first capacitor 114 and second capacitor 118 is therefore indicative of the number of photoelectrons that were allowed to enter the floating diffusion.
  • the capacitors 114 , 118 are preferably 1-4 pf capacitors.
  • All pixels on a selected row are processed simultaneously and sampled onto capacitor at the bottom of their respective columns.
  • the column-parallel sampling process typically takes 1-10 ⁇ sec, and preferably occurs during the so-called horizontal blanking interval of a video image.
  • Each column is successively selected for read-out by turning on column selection p-channel transistors (“CS”) 130 .
  • the p-channel source-followers 122 , 124 in the column respectively drive the signal (SIG) and horizontal reset (RST) bus lines. These lines are loaded by p-channel load transistors which can be sent directly to a pad for off-chip drive, or can be buffered.
  • Noise in the sensor is preferably suppressed by the above-described correlated double sampling (“CDS”) between the pixel output just after reset, before and after signal charge transfer to FD as described above.
  • CDS correlated double sampling
  • the CDS suppresses kTC noise from pixel reset, suppresses 1/f noise from the in-pixel source follower, and suppresses fixed pattern noise (FPN) originating from pixel-to-pixel variation in source follower threshold voltage.
  • kTC noise may be reintroduced by sampling the signal onto the capacitors 114 , 118 at the bottom of the column.
  • Typical output noise measured in CMOS APS arrays is of the order of 140-170 ⁇ corresponding to noise of the order of 13-25 electrons r.m.s. This is similar to noise obtained in most commercial CCDs, through scientific CCDs have been reported with read noise in the 3-5 electrons rms.
  • Typical biasing for each column's source-follower is 10 ⁇ A. This permits charging of the sampling capacitors in the allotted time. The source-followers can then be turned off by cutting the voltage on each load transistor.
  • a load current of 1 mA or more is needed to drive the horizontal bus lines at the video scan rate.
  • the power dissipated is typically 5 mW.
  • Quantum efficiency measured in this CMOS APS array is similar to that for interline CCDs. A typical response curve is shown in FIG. 2 . The inventors noticed from this that the quantum efficiency reflects significant responsivity in the “dead” part of the pixel; the part containing the readout circuitry rather than the photogate collector. The responsiveness was measured by intra-pixel laser spot scanning.
  • the transistor gate and channel absorb photons with short absorption lengths (i.e. blue/green). However, longer wavelength photons penetrate through these regions.
  • the subsequently-generated carriers diffuse laterally and are subsequently collected by the photogate.
  • the CMOS APS achieves quantum efficiencies that peak between 30%-35% in the red and near infrared.
  • Microlenses are preferably added to refract photoelectrons from the dead part to a live part and hence improve quantum efficiency.
  • FIG. 3 A block diagram of the chip architecture is shown in FIG. 3 .
  • the analog outputs VS_out (signal) and VR_out (reset) are as described above.
  • the digital outputs include FRAME and READ. Most of the inputs to the chip are asynchronous digital signals, as described herein.
  • the chip includes a pixel array 300 , which is driven by on-chip electronics.
  • Timing and control circuit 302 drives row electronics 310 , and column electronics 320 .
  • Row decoder 312 controls row drivers 314 which can select a certain row for readout. A specific row is selected by entry of a row value 316 which is output from timing and control 302 . Row value 316 is stored in latch 318 which drives counter 319 . Counter 319 can allow selection of subsequent rows that follow the current row. Similarly, columns can be selected and accessed by latches 322 , counter 324 , decoder 326 and column signal conditioning 328 .
  • Each of the decoder counters can be preset to start and stop at any value that has been loaded into the chip via the 8-bit data bus 330 . Therefore, as described above, selection of a row commands pixels in that row to be transferred to the appropriate row decoding elements, e.g., capacitors. Preferably there is one capacitor associated with each column. This provides for the sequential readout of rows using the column. The capacitors are preferably included within the column signal conditioner 328 .
  • Column decoders 326 also allow selection of only a certain column to be read. There are two parts of each column selection: where to start reading, and where to stop reading. Preferably the operation is carried out using counters and registers. A binary up-counter within the decoder 326 is preset to the start value. A preset number of rows is used by loading the 2's compliment. The up counter then counts up until an overflow.
  • a programmable integration time is set by adjusting the delay between the end of one frame and the beginning of the next. This parameter is set by loading a 32-bit latch via the input data bus 330 .
  • a 32-bit counter operates from one-fourth the clock input frequency and is preset at each frame from the latch. The counter can hence provide vary large integration delays.
  • the input clock can be any frequency up to about 10 MHZ.
  • the pixel readout rate is tied to one-fourth the clock rate.
  • frame rate is determined by the clock frequency, the window settings, and the delay integration time.
  • the integration time is therefore equal to the delay time and the readout time for a 2.5 MHZ clock.
  • the maximum delay time is 2 32 /2.5 MHz, or around 28 minutes. These values therefore easily allow obtaining a 30 Hz frame.
  • the timing and control circuit controls the phase generation to generate the sequences for accessing the rows.
  • the sequences must occur in a specified order. However, different sequences are used for different modes of operation.
  • the system is selectable between the photodiode mode of operation and the photogate mode of operation.
  • the timing diagrams for the two gates are respectively shown in FIGS. 4a and 4b .
  • FIG. 4a shows an operation to operate in the photogate mode
  • FIG. 4b shows operating in the photodiode mode.
  • the column signal conditioning circuitry contains a double-delta sampling fixed pattern noise (“FPN”) suppression stage that reduces FPN to below 0.2% sat with a random distribution. Since the APS is formed of a logic family that is compatible with CMOS, e.g., NMOS, the circuitry can be formed of CMOS. This allows power dissipation in the timing and control digital circuitry to be minimized and to scale with clock rate.
  • FPN double-delta sampling fixed pattern noise
  • An active pixel sensor includes both a photodetector and the readout amplifier integrated within the same substrate as the light collecting device, e.g., the photodiode.
  • the readout amplifier is preferably within and/or associated with a pixel.
  • a first embodiment of the present invention is a 128 ⁇ 128 CMOS photodiode type active pixel sensor that includes on chip timing, control and signal train electronics.
  • FIG. 5 FIGS. 5A and 5B A more detailed drawing of the chip is shown in FIG. 5 FIGS. 5A and 5B. Asynchronous digital signals are converted by this chip to VS and VR analog outputs which are used to run the chip.
  • Pixel portion 500 includes a photodiode 502 which stores incident photons under photogate 504 .
  • the photons are integrated as electrons within the photogate well.
  • the output is buffered by follower 508 .
  • Reset transistor 530 is connected to a sink 532 .
  • Reset transistor is biased to a low potential level to allow all charge to bleed to sink 532 , and hence hold the stored charge in reset.
  • the system is removed from reset by biasing the gate to a level as shown. This level is less than a highest possible potential to thereby allow charge which accumulates above that level to pass to sink 532 . Hence, the charge cannot overflow in an undesired way. This suppresses the blooming effect.
  • the depicted photogate system is driven according to the readout sequence shown in FIG. 6 .
  • a row is selected by activating row selecting transistor 514 .
  • the cycle begins by sampling the signal present on each column pixel in that row. Sampling is initiated by biasing transistor 526 to place the signal from each column pixel in the row onto the holding capacitor 510 .
  • the pixel in the row is reset by biasing reset transistor to a low level, to photodiode 502 to the preset voltage sink 532 .
  • Correlated double sampling is effected by sampling the reset value, as a reset level, onto the holding capacitor 512 . This is done by activating the reset transistor 516 .
  • Vcol_R The voltage value of the reset branch of the column circuit is given by Vcol_R ⁇ [V pdr ⁇ V tpix ] ⁇ V tcolr ⁇
  • is the gain of the pixel source follower 508
  • is the gain of the column source follower 526
  • V pdr is the voltage on the photodiode after reset
  • V tpix is the threshold voltage of the pixel source follower and channel transistor
  • V tcolr is the threshold voltage of the column source follower p-channel transistor.
  • the output voltage of the signal branch of the column circuit is Vcol_S ⁇ [V pds ⁇ V tpix ] ⁇ V tcols ⁇ where V pds is the voltage on the photodiode with the signal charge present and V tcols is the threshold voltage of the column source-follower p-channel transistor.
  • the inventors have found experimentally that the peak-to-peak variation V tcolr ⁇ V tcols is typically between 10 and 20 millivolts. This, however, is a source of column to column fixed pattern noise.
  • the inventors herein suggest a double delta sampling technique to eliminate this column to column noise.
  • the present approach represents an improved version of the previously-described double delta sampling circuitry. The operation proceeds as follows. A column is first selected. After a settling time equivalent to half of the column selection period, a special double delta sampling technique is performed to remove the column fixed pattern noise. Therefore, the varying thresholds on the different transistors cause varying outputs. According to this aspect, the threshold outputs of these transistors are equalized using a capacitor to equalize the charge. The capacitor is applied with the charge before and after the voltage change. Therefore, the output of the capacitor represents the difference between before and after, and the fixed pattern noise component drops out of the equation.
  • This system uses a DDS switch 520 and first and second column select switches 522 , 524 to short across the respective capacitors. All three switches are turned on to short across the two sample and hold capacitors 510 . This clamp operation is shown in line 8 of FIG. 6 .
  • the reset and signal column components, Vcol_R and Vcol_S include their signal values plus a source follower voltage threshold component from the appropriate source follower.
  • the object of the special following circuit of the present invention is to remove that source follower threshold component.
  • the operation proceeds as follows. Prior to the beginning of some operation, the capacitors are precharged through clamp transistors to a clamp voltage V cl . This is maintained by turning on clamp transistors 550 and 552 to connect the appropriate capacitors to the voltage V cl . The clamp operation is shown on line 8 of FIG. 6 . Immediately after the clamp is released, the DDS transistors 520 , 522 and 524 are turned on. This has the effect of shorting across the capacitors 510 and 512 .
  • the voltage that is applied to the output drivers 554 , 556 includes only the voltage threshold component.
  • the differential amplification of the voltage render the output voltage free of the voltage threshold component.
  • the output signals are: VR_OUT ⁇ (V cl ⁇ V tr ) and VS_OUT ⁇ (V cl ⁇ V ts ) where ⁇ is the gain of the third stage source-follower, V cl is the clamp voltage, and V tr and V ts are the threshold voltages of the third stage source-follower n-channel transistors, reset and signal branch respectively. Deactivation of the clamp circuit and simultaneous activation of the DDS switch causes several changes.
  • Vcol_S and Vcol_R causes a change in Vcol_S and Vcol_R to: Vcol_R′ ⁇ [V pdr ⁇ V tpix +V pds ⁇ V tpix ]/2 ⁇ V tcolr ⁇ and Vcol_S′ ⁇ [V pdr ⁇ V tpix +V pds ⁇ V tpix ]/2 ⁇ V tcols ⁇ Consequently, the voltage outputs change to: VR_OUT ⁇ (V cl ⁇ Vcol_R′ ⁇ Vcol_R ⁇ V tr ) and VS_OUT ⁇ (V cl ⁇ Vcol_S′ ⁇ Vcol_S ⁇ V ts )
  • Vcol_S′ ⁇ Vcol_S ⁇ [V pds ⁇ V pdr
  • FIG. 7 shows the layout-of the pixel for 128 ⁇ 128 array size device.
  • This system formed a 19.2 micron pixel size using 1.2 ⁇ m n-well CMOS.
  • the maximum clock rate is 10 MHZ
  • the maximum pixel rate is 2.5 MHZ
  • maximum integration delay is 1.6 ⁇ 10 9 clock periods.
  • a second embodiment uses similar design techniques to produce a 256 ⁇ 256 array size.
  • This embodiment also uses a pixel with a photogate imaging element along with four transistors to perform the functions of readout, selection, and reset. Readout is preferably achieved using a column parallel architecture which is multiplexed one row at a time and then one column at a time through an on-chip amplifier/buffer.
  • An important part of this embodiment is the use of a chip common logic elements to control row and address decoders and delay counters.
  • Photogate mode is the standard mode for this chip.
  • the photodiode mode alters the readout timing to be similar to that for photodiode operation.
  • the differencing mode alters the readout timing in such a way that the value of each pixel output is the difference between the current frame and the previous frame.
  • the chip inputs that are required are a single +5 V power supply, start command, and parallel data load commands for defining integration time and windowing parameters.
  • the output has two differential analog channels.
  • the second embodiment uses the block diagram of the chip architecture shown in FIG. 8 .
  • the inputs to the chip are asynchronous digital signals.
  • the chip includes addressing circuitry allowing readout of any area of interest within the 256 ⁇ 256 array.
  • the decoder includes counters that are preset to start and stop at any value that has been loaded into the chip via the 8-bit data bus. An alternate loading command is provided using the DEFAULT input line. Activation of this line forces all counters to a readout window of 256 ⁇ 256.
  • a programmable integration time is set by adjusting the delay between the end of one frame and the beginning of the next. This parameter is set by loading a 32-bit latch via the input data bus.
  • a 32-bit counter operates from one-fourth the clock input frequency and is preset at each frame from the latch. This counter allows forming very large integration delays.
  • the input clock can be any frequency up to about 10 MHZ.
  • the pixel readout rate is tied to one fourth the clock rate.
  • frame rate is determined by the clock frequency, the window settings, and the delay integration time.
  • a 30 HZ frame rate can be achieved without difficulty.
  • the chip is idle when the RUN command is deactivated. This is the recommended time for setting the operating parameters. However, these parameters can be set at any time because of the asynchronous nature of operation.
  • RUN When RUN is activated, the chip begins continuous readout of frames based on the parameters loaded in the control registers. When RUN is deactivated, the frame in progress runs to completion and then stops.
  • the 256 ⁇ 256 CMOS APS uses a system having a similar block diagram to those described previously.
  • the pixel unit cell has a photogate (PG), a source-follower input transistor, a row selection transistor and a reset transistor.
  • a load transistor VLN and two output branches to store the reset and signal levels are located at the bottom of each column of pixels.
  • Each branch has a sample and hold capacitor (CS or CR) with a sampling switch (SHS or SHR) and a source-follower with a column-selection switch (COL).
  • CS or CR sample and hold capacitor
  • SHS or SHR sampling switch
  • COL column-selection switch
  • the reset and signal levels are read out differentially, allowing correlated double sampling to suppress 1/f noise and fixed pattern noise (not kTC noise) from the pixel.
  • a double delta sampling (DDS) circuit shorts the sampled signals during the readout cycle reducing column fixed pattern noise.
  • These readout circuits are common to an entire column of pixels.
  • the load transistors of the second set of source followers (VLP) and the subsequent clamp circuits and output source followers are common to the entire array.
  • each pixel is reset (RESET) and the reset value is sampled (SHR) onto the holding capacitor CR.
  • SHR floating diffusion
  • SHS floating diffusion
  • This process is reversed; first the charge under the photogate is read out and then the reset level is sampled.
  • This non-correlated double sampling mode would be primarily used with a photodiode, i.e., non active pixel sensor, pixel.
  • the capacitors CS and CR are used to store the signal from the previous frame and the current frame. This is achieved by altering the timing in the following way: Rather than starting with a reset operation, the signal on the floating diffusion is read out to one of the sample and hold capacitors. This represents the previous pixel value. The reset is then performed followed by a normal read operation. This value is then stored on the other sample and hold capacitor. The difference between these two signals is now the frame to frame difference.
  • is the gain of the pixel source-follower
  • is the gain of the column source-follower
  • Vr is the voltage on the floating diffusion after reset
  • V tpix is the threshold voltage of the pixel source-follower n-channel transistor
  • V tcolr is the threshold voltage of the column source-follower p-channel transistor.
  • Vcol_S [V s ⁇ V tpix ] ⁇ V tcols ⁇
  • V S is the voltage on the floating diffusion wish the signal charge present
  • V tcols is the threshold voltage of the column source-follower p-channel transistor.
  • the peak to peak variation in V tcolr ⁇ V tcols is typically 10-20 mV. It is desirable to remove this source of column-to-column fixed pattern noise FPN.
  • JPL has previously developed a double delta sampling (DDS) technique to eliminate the column-to-column FPN. This approach represented an improved version of the DDS circuitry.
  • DDS double delta sampling
  • Sequential readout of each column is as follows. First a column is selected. After a settling time equivalent to one-half the column selection period, the DDS is performed to remove column fixed pattern noise. In this operation, a DDS switch and two column selection switches on either side are used to short the two sample and hold capacitors CS and CR. Prior to the DDS operation the reset and signal outputs (Vcol_R and VCOL_S) contain their respective signal values plus a source follower voltage threshold component. The DDS switch is activated immediately after CLAMP is turned off. The result is a difference voltage coupled to the output drivers (VR_OUT and VS_OUT) that is free of the voltage threshold component.
  • FIG. 9 shows the layout of the pixel cell.
  • PG and RESET are routed horizontally in polysilicon while the pixel output is routed vertically in metal 1 .
  • Metal 2 was routed within the pixel for row selection. Metal 2 was also used as a light shield and covers most of the active area outside of the pixel array. The designed fill factor of the pixel is approximately 21%.
  • a logo can be formed on the acquired image by using a light blocking metal light shield.
  • the light shield is formed to cover certain pixels in the shape of the logo to be applied. This blocks out those underlying pixels in the array, thereby forming a logo in the shape of the blocked pixels.
  • the output saturation level of the sensor is 800 mv when operated from a 5 V supply. Saturation is determined by the difference between the reset level on the floating diffusion node (e.g. 3 V) and the minimum voltage allowed on the pixel source follower gate (e.g. threshold voltage of approx. 0.8 volts). This corresponds to a full well of approximately 75,000 electrons. This can be increased by operating at a larger supply voltage, gaining about 47,000 per supply volt.
  • Conversion gain ( ⁇ V/e ⁇ ) was obtained per pixel by plotting the variance in pixel output as a function of mean signal for flat field exposure.
  • the fixed pattern noise arising from dispersion in conversion gain was under 1%—similar to the value found in CCDs and consistent with the well-controlled gain of a source-follower buffer.
  • the quantum efficiency of the detector was measured using a CVI 1 ⁇ 4 m monochromator and a tungsten/halogen light source, calibrated using a photodiode traceable to NIST standards.

Abstract

A single chip camera which includes an intergrated integrated image acquisition portion and control portion and which has double sampling/noise reduction capabilities thereon. Part of the intergrated integrated structure reduces the noise that is picked up during imaging.

Description

This a divisional of U.S. application Ser. No. 09/120,856, filed Jul. 21 1998 pending now U.S. Pat. No. 6,549,235 which is a continuation of U.S. application Ser. No. 08/789,608, filed Jan 24, 1997 now U.S. Pat. No. 5,841,126 which claims priority to U.S. provisional application Ser. No. 60/010,678, filed Jan. 26, 1996, and is also a continuation in-part of U.S. application Ser. No. 08/558,521, filed Nov. 16, 1995, now U.S. Pat. No. 6,101,232 which is a continuation of U.S. application Ser. No. 08/188,032, filed Jan 28, 1994, now U.S. Pat. No. 5,471,515.
ORIGIN
The invention described herein was made in performance of work under NASA contract and is subject to the provisions of Public Law 96-517 (35 USC 202) in which the contractor has elected to retain title.
FIELD OF THE INVENTION
The present invention relates to a single chip imaging sensor.
BACKGROUND AND SUMMARY OF THE INVENTION
Imaging technology is the science of converting an image to a signal indicative thereof. Imaging systems have broad applications in many fields, including commercial, consumer, industrial, medical, defense and scientific markets.
The original image sensors included an array of photosensitive elements in series with switching elements. Each photosensitive element received an image of a portion of the scene being imaged. That portion is called a picture element or pixel. The image obtaining elements produce an electrical signal indicative of the image plus a noise component. Various techniques have been used in the art to minimize the noise, to thereby produce an output signal that closely follows the image.
Size minimization is also important. The development of the solid state charge coupled device (“CCD”) in the early 1970's led to more compact image systems. CCDs use a process of repeated lateral transfer of charge in an MOS electrode-based analog shift register. Photo-generated signal electrons are read after they are shifted into appropriate positions. However, the shifting process requires high fidelity and low loss. A specialized semiconductor fabrication process was used to obtain these characteristics.
CCDs are mostly capacitive devices and hence dissipate very little power. The major power dissipation in a CCD system is from the support electronics. One reason for this problem is because of the realities of forming a CCD system.
The specialized semiconductor fabrication process alluded to above is not generally CMOS compatible. Hence, the support circuitry for such a CCD has been formed using control electronics which were not generally CMOS compatible. The control electronics have dissipated an inordinate percentage of the power in such imaging devices. For example, CCD-based camcorder imaging systems typically operate for an hour on an 1800 mA-hr 6 V NiCad rechargeable battery, corresponding to 10.8 W of power consumption. Approximately 8 watts of this is dissipated in the imaging system. The rest is used by the tape recording system, display, and autofocus servos.
Space-based imaging systems often have similar problems. The space based systems operate at lower pixel rates, but with a lower degree of integration, and typically dissipate 20 watts or more.
The CCD has many characteristics which cause it to act like a chip-sized MOS capacitor. The large capacitance of the MOS device, for example, requires large clock swings, AV, of the order of 5-15 V to achieve high charge transfer efficiency. The clock drive electronics dissipation is proportional to CΔV2f, and hence becomes large. In addition, the need for various COD clocking voltages (e.g. 7 or more different voltage levels) leads to numerous power supplies with their attendant inefficiencies in conversion.
Signal chain electronics that perform correlated double sampling (“CDS”) for noise reduction and amplification, and especially analog to digital converters (ADC), also dissipate significant power.
The inventors also noted other inefficiencies in imaging systems. These inefficiencies included fill factor inefficiencies, fixed pattern noise, clock pick up, temporal noise and large pixel size.
Active pixel sensors, such as described in U.S. Pat. No. 5,471,515, the disclosure of which is incorporated by reference herein, use special techniques to integrate both the photodetector and the readout amplifier into the pixel area or adjacent the pixel area. This allows the signal indicative of the pixel to be read out directly. These techniques have enabled use of a logic family whose fabrication processes are compatible with CMOS. This has enabled the controlling circuitry to be made from CMOS or some other low power-dissipating logic family.
The inventors of the present invention have recognized techniques and special efficiencies that are obtained by specialized support electronics that are integrated onto the same substrate as the photosensitive element. Aspects of the present invention include integration, timing, control electronics, signal chain electronics, A/D conversion, and other important control systems integrated on the same substrate as the photosensitive element.
It is hence an object of the present invention to provide for the integration of an entire imaging system on a chip.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 shows a basic block diagram of a CMOS active pixel circuit;
FIG. 2 shows a graph of typical APS cuantum efficiency;
FIG. 3 shows the block diagram of the overall chip including drivers and controlling structures;
FIGS. 4A and 4B show the timing diagrams for photogate operation and photodiode operation, respectively;
FIG. 5 shows FIGS. 5A and 5B show a schematic of the active pixel sensor unit cell and readout circuitry;
FIG. 6 shows a timing diagram for setup and readout;
FIG. 7 shows a drawing of an actual layout of the pixel and control circuitry;
FIG. 8 shows a block diagram of a CMOS APS chip; and
FIG. 9 shows an exemplary pixel layout.
DESCRIPTION OF THE PREFERRED EMBODIMENTS
An active pixel sensor is herewith described with reference to FIGS. 1-4.
A block diagram of a CMOS active pixel circuit is shown in FIG. 1. The device has a pixel circuit 150, and a column circuit 155.
Incident photons pass through the photogate (“PG”) 100 in the pixel circuit 150 and generate electrons which are integrated and stored under PG 100. A number of the pixel circuits are arranged in each row of the circuit. One of the rows is selected for readout by enabling the row selection transistor 102 (“RS”).
In the preferred embodiment, the floating diffusion output node 104 (“FD”) is first reset by pulsing reset transistor (“RST”) 106. The resultant voltage on FD 104 is read out from the pixel circuitry onto the column bus 112 using the source follower 110 within the pixel. The voltage on the column bus 112 is sampled onto a first holding capacitor 114 by pulsing transistor SHR 116. This initial charge is used as the baseline.
The signal charge is then transferred to FD 104 by pulsing PG 100 low. The voltage on FD 104 drops in proportion to the number of photoelectrons and the capacitance of FD. The new voltage on the column bus 112 is sampled onto a second capacitor 118 by pulsing SHR 120. The difference between the voltages on first capacitor 114 and second capacitor 118 is therefore indicative of the number of photoelectrons that were allowed to enter the floating diffusion.
The capacitors 114, 118 are preferably 1-4 pf capacitors.
All pixels on a selected row are processed simultaneously and sampled onto capacitor at the bottom of their respective columns. The column-parallel sampling process typically takes 1-10 μsec, and preferably occurs during the so-called horizontal blanking interval of a video image.
Each column is successively selected for read-out by turning on column selection p-channel transistors (“CS”) 130. The p-channel source-followers 122, 124 in the column respectively drive the signal (SIG) and horizontal reset (RST) bus lines. These lines are loaded by p-channel load transistors which can be sent directly to a pad for off-chip drive, or can be buffered.
Noise in the sensor is preferably suppressed by the above-described correlated double sampling (“CDS”) between the pixel output just after reset, before and after signal charge transfer to FD as described above. The CDS suppresses kTC noise from pixel reset, suppresses 1/f noise from the in-pixel source follower, and suppresses fixed pattern noise (FPN) originating from pixel-to-pixel variation in source follower threshold voltage.
The inventors found, however, that kTC noise may be reintroduced by sampling the signal onto the capacitors 114, 118 at the bottom of the column. Typical output noise measured in CMOS APS arrays is of the order of 140-170 μ corresponding to noise of the order of 13-25 electrons r.m.s. This is similar to noise obtained in most commercial CCDs, through scientific CCDs have been reported with read noise in the 3-5 electrons rms.
Typical biasing for each column's source-follower is 10 μA. This permits charging of the sampling capacitors in the allotted time. The source-followers can then be turned off by cutting the voltage on each load transistor.
The sampling average power dissipation Ps corresponds to:
Ps=n I V d
where n is number of columns, I is the load transistor bias, V is the supply voltage, and d is the duty cycle. Using n=512, I=μA, V=5V and d=10%, a value for Ps of 2.5 mW is obtained.
A load current of 1 mA or more is needed to drive the horizontal bus lines at the video scan rate. The power dissipated is typically 5 mW.
Quantum efficiency measured in this CMOS APS array is similar to that for interline CCDs. A typical response curve is shown in FIG. 2. The inventors noticed from this that the quantum efficiency reflects significant responsivity in the “dead” part of the pixel; the part containing the readout circuitry rather than the photogate collector. The responsiveness was measured by intra-pixel laser spot scanning.
The inventors postulate the following reason. The transistor gate and channel absorb photons with short absorption lengths (i.e. blue/green). However, longer wavelength photons penetrate through these regions. The subsequently-generated carriers diffuse laterally and are subsequently collected by the photogate.
Thus, despite a fill factor of 25%-30%, the CMOS APS achieves quantum efficiencies that peak between 30%-35% in the red and near infrared. Microlenses are preferably added to refract photoelectrons from the dead part to a live part and hence improve quantum efficiency.
An important feature of the system described herein is the integration of on-chip timing and control circuits within the same substrate that houses the pixel array and the signal chain electronics. A block diagram of the chip architecture is shown in FIG. 3.
The analog outputs VS_out (signal) and VR_out (reset) are as described above. The digital outputs include FRAME and READ. Most of the inputs to the chip are asynchronous digital signals, as described herein.
The chip includes a pixel array 300, which is driven by on-chip electronics. Timing and control circuit 302 drives row electronics 310, and column electronics 320.
The control circuits can command read-out of any area of interest within the array. Row decoder 312 controls row drivers 314 which can select a certain row for readout. A specific row is selected by entry of a row value 316 which is output from timing and control 302. Row value 316 is stored in latch 318 which drives counter 319. Counter 319 can allow selection of subsequent rows that follow the current row. Similarly, columns can be selected and accessed by latches 322, counter 324, decoder 326 and column signal conditioning 328.
Each of the decoder counters can be preset to start and stop at any value that has been loaded into the chip via the 8-bit data bus 330. Therefore, as described above, selection of a row commands pixels in that row to be transferred to the appropriate row decoding elements, e.g., capacitors. Preferably there is one capacitor associated with each column. This provides for the sequential readout of rows using the column. The capacitors are preferably included within the column signal conditioner 328. Column decoders 326 also allow selection of only a certain column to be read. There are two parts of each column selection: where to start reading, and where to stop reading. Preferably the operation is carried out using counters and registers. A binary up-counter within the decoder 326 is preset to the start value. A preset number of rows is used by loading the 2's compliment. The up counter then counts up until an overflow.
An alternate loading command is provided using the DEFAULT LOAD input line 332. Activation of this line forces all counters to a readout window of 128×128.
A programmable integration time is set by adjusting the delay between the end of one frame and the beginning of the next. This parameter is set by loading a 32-bit latch via the input data bus 330. A 32-bit counter operates from one-fourth the clock input frequency and is preset at each frame from the latch. The counter can hence provide vary large integration delays. The input clock can be any frequency up to about 10 MHZ. The pixel readout rate is tied to one-fourth the clock rate. Thus, frame rate is determined by the clock frequency, the window settings, and the delay integration time. The integration time is therefore equal to the delay time and the readout time for a 2.5 MHZ clock. The maximum delay time is 232/2.5 MHz, or around 28 minutes. These values therefore easily allow obtaining a 30 Hz frame.
The timing and control circuit controls the phase generation to generate the sequences for accessing the rows. The sequences must occur in a specified order. However, different sequences are used for different modes of operation. The system is selectable between the photodiode mode of operation and the photogate mode of operation. The timing diagrams for the two gates are respectively shown in FIGS. 4a and 4b. FIG. 4a shows an operation to operate in the photogate mode and FIG. 4b shows operating in the photodiode mode. These different timing diagrams show that different column operations are possible. Conceptually this is done as follows. Column fixed pattern noise is based on differences in source follower thresholds between the different transistors. For example, if the base bias on a transistor is V1, the output is V1 plus the threshold.
The column signal conditioning circuitry contains a double-delta sampling fixed pattern noise (“FPN”) suppression stage that reduces FPN to below 0.2% sat with a random distribution. Since the APS is formed of a logic family that is compatible with CMOS, e.g., NMOS, the circuitry can be formed of CMOS. This allows power dissipation in the timing and control digital circuitry to be minimized and to scale with clock rate.
An active pixel sensor includes both a photodetector and the readout amplifier integrated within the same substrate as the light collecting device, e.g., the photodiode. The readout amplifier is preferably within and/or associated with a pixel.
A first embodiment of the present invention is a 128×128 CMOS photodiode type active pixel sensor that includes on chip timing, control and signal train electronics. A more detailed drawing of the chip is shown in FIG. 5 FIGS. 5A and 5B. Asynchronous digital signals are converted by this chip to VS and VR analog outputs which are used to run the chip.
Pixel portion 500 includes a photodiode 502 which stores incident photons under photogate 504. The photons are integrated as electrons within the photogate well. The output is buffered by follower 508.
The rows are arranged into an array. A particular row is selected by the row transistor 514. This allows the information from within the selected pixel 500 to be passed to the column decoder circuitry. Reset transistor 530 is connected to a sink 532. Reset transistor is biased to a low potential level to allow all charge to bleed to sink 532, and hence hold the stored charge in reset. The system is removed from reset by biasing the gate to a level as shown. This level is less than a highest possible potential to thereby allow charge which accumulates above that level to pass to sink 532. Hence, the charge cannot overflow in an undesired way. This suppresses the blooming effect.
The depicted photogate system is driven according to the readout sequence shown in FIG. 6. A row is selected by activating row selecting transistor 514. The cycle begins by sampling the signal present on each column pixel in that row. Sampling is initiated by biasing transistor 526 to place the signal from each column pixel in the row onto the holding capacitor 510.
After the current pixel value has been transferred to the capacitor 510, the pixel in the row is reset by biasing reset transistor to a low level, to photodiode 502 to the preset voltage sink 532.
Correlated double sampling is effected by sampling the reset value, as a reset level, onto the holding capacitor 512. This is done by activating the reset transistor 516.
The voltage value of the reset branch of the column circuit is given by
Vcol_R≅β{α[Vpdr−Vtpix]−Vtcolr}
Where α is the gain of the pixel source follower 508, β is the gain of the column source follower 526, and Vpdr is the voltage on the photodiode after reset, Vtpix is the threshold voltage of the pixel source follower and channel transistor, and Vtcolr is the threshold voltage of the column source follower p-channel transistor.
Using similar reasoning, the output voltage of the signal branch of the column circuit is
Vcol_S≅β{α[Vpds−Vtpix]−Vtcols}
where Vpds is the voltage on the photodiode with the signal charge present and Vtcols is the threshold voltage of the column source-follower p-channel transistor.
The inventors have found experimentally that the peak-to-peak variation Vtcolr−Vtcols is typically between 10 and 20 millivolts. This, however, is a source of column to column fixed pattern noise. The inventors herein suggest a double delta sampling technique to eliminate this column to column noise. The present approach represents an improved version of the previously-described double delta sampling circuitry. The operation proceeds as follows. A column is first selected. After a settling time equivalent to half of the column selection period, a special double delta sampling technique is performed to remove the column fixed pattern noise. Therefore, the varying thresholds on the different transistors cause varying outputs. According to this aspect, the threshold outputs of these transistors are equalized using a capacitor to equalize the charge. The capacitor is applied with the charge before and after the voltage change. Therefore, the output of the capacitor represents the difference between before and after, and the fixed pattern noise component drops out of the equation.
This system uses a DDS switch 520 and first and second column select switches 522, 524 to short across the respective capacitors. All three switches are turned on to short across the two sample and hold capacitors 510. This clamp operation is shown in line 8 of FIG. 6.
Prior to the DDS operation, the reset and signal column components, Vcol_R and Vcol_S include their signal values plus a source follower voltage threshold component from the appropriate source follower. The object of the special following circuit of the present invention is to remove that source follower threshold component. The operation proceeds as follows. Prior to the beginning of some operation, the capacitors are precharged through clamp transistors to a clamp voltage Vcl. This is maintained by turning on clamp transistors 550 and 552 to connect the appropriate capacitors to the voltage Vcl. The clamp operation is shown on line 8 of FIG. 6. Immediately after the clamp is released, the DDS transistors 520, 522 and 524 are turned on. This has the effect of shorting across the capacitors 510 and 512. When the transistors are shorted, the voltage that is applied to the output drivers 554, 556 includes only the voltage threshold component. The differential amplification of the voltage render the output voltage free of the voltage threshold component. Mathematically, prior to clamp being deactivated, the output signals are:
VR_OUT≅γ(Vcl−Vtr)
and
VS_OUT≅γ(Vcl−Vts)
where γ is the gain of the third stage source-follower, Vcl is the clamp voltage, and Vtr and Vts are the threshold voltages of the third stage source-follower n-channel transistors, reset and signal branch respectively. Deactivation of the clamp circuit and simultaneous activation of the DDS switch causes several changes. The voltages in the two column branch sampling circuits equalize becoming:
Vc3=Vcr=α[Vpdr−Vtpix+Vpds−Vtpix]/2
This in turn causes a change in Vcol_S and Vcol_R to:
Vcol_R′≅β{α[Vpdr−Vtpix+Vpds−Vtpix]/2−Vtcolr}
and
Vcol_S′≅β{α[Vpdr−Vtpix+Vpds−Vtpix]/2−Vtcols}
Consequently, the voltage outputs change to:
VR_OUT≅γ(Vcl−Vcol_R′−Vcol_R−Vtr)
and
VS_OUT≅γ(Vcl−Vcol_S′−Vcol_S−Vts)
We note
Vcol_S′−Vcol_S=β{α[Vpds−Vpdr]/2}
and
Vcol_R′−Vcol_R=β{α[Vpdr−Vpds]/2}
When the outputs are differentially amplified off-chip, the common clamp voltage Vcl is removed, leaving only the difference between signal and reset. The net differential output voltage is given by:
VR_OUT−VS_OUT=αβγ(Vpdr−Vpds=Vconst)
FIG. 7 shows the layout-of the pixel for 128×128 array size device. This system formed a 19.2 micron pixel size using 1.2 μm n-well CMOS. The maximum clock rate is 10 MHZ, the maximum pixel rate is 2.5 MHZ and maximum integration delay is 1.6×109 clock periods.
A second embodiment uses similar design techniques to produce a 256×256 array size. This embodiment also uses a pixel with a photogate imaging element along with four transistors to perform the functions of readout, selection, and reset. Readout is preferably achieved using a column parallel architecture which is multiplexed one row at a time and then one column at a time through an on-chip amplifier/buffer. An important part of this embodiment, like the first embodiment, is the use of a chip common logic elements to control row and address decoders and delay counters.
This embodiment allows use in three modes of operation: Photogate mode, photodiode mode and differencing mode. The photogate mode is the standard mode for this chip. The photodiode mode alters the readout timing to be similar to that for photodiode operation. The differencing mode alters the readout timing in such a way that the value of each pixel output is the difference between the current frame and the previous frame. The chip inputs that are required are a single +5 V power supply, start command, and parallel data load commands for defining integration time and windowing parameters. The output has two differential analog channels.
The second embodiment uses the block diagram of the chip architecture shown in FIG. 8. The analog outputs of VS_OUT (signal) and VR_OUT (reset), and digital outputs of FRAME and READ. The inputs to the chip are asynchronous digital signals. The chip includes addressing circuitry allowing readout of any area of interest within the 256×256 array. The decoder includes counters that are preset to start and stop at any value that has been loaded into the chip via the 8-bit data bus. An alternate loading command is provided using the DEFAULT input line. Activation of this line forces all counters to a readout window of 256×256.
A programmable integration time is set by adjusting the delay between the end of one frame and the beginning of the next. This parameter is set by loading a 32-bit latch via the input data bus. A 32-bit counter operates from one-fourth the clock input frequency and is preset at each frame from the latch. This counter allows forming very large integration delays. The input clock can be any frequency up to about 10 MHZ. The pixel readout rate is tied to one fourth the clock rate. Thus, frame rate is determined by the clock frequency, the window settings, and the delay integration time. A 30 HZ frame rate can be achieved without difficulty.
The chip is idle when the RUN command is deactivated. This is the recommended time for setting the operating parameters. However, these parameters can be set at any time because of the asynchronous nature of operation. When RUN is activated, the chip begins continuous readout of frames based on the parameters loaded in the control registers. When RUN is deactivated, the frame in progress runs to completion and then stops.
The 256×256 CMOS APS uses a system having a similar block diagram to those described previously. The pixel unit cell has a photogate (PG), a source-follower input transistor, a row selection transistor and a reset transistor. A load transistor VLN and two output branches to store the reset and signal levels are located at the bottom of each column of pixels. Each branch has a sample and hold capacitor (CS or CR) with a sampling switch (SHS or SHR) and a source-follower with a column-selection switch (COL). The reset and signal levels are read out differentially, allowing correlated double sampling to suppress 1/f noise and fixed pattern noise (not kTC noise) from the pixel.
A double delta sampling (DDS) circuit shorts the sampled signals during the readout cycle reducing column fixed pattern noise. These readout circuits are common to an entire column of pixels. The load transistors of the second set of source followers (VLP) and the subsequent clamp circuits and output source followers are common to the entire array. After a row has been selected, each pixel is reset (RESET) and the reset value is sampled (SHR) onto the holding capacitor CR. Next, the charge under each photogate in the row is transferred to the floating diffusion (FD). This is followed by sampling this level (SHS) onto holding capacitor CS. These signals are then placed on the output data bus by the column select circuitry. In the Photodiode mode this process, is reversed; first the charge under the photogate is read out and then the reset level is sampled. This non-correlated double sampling mode would be primarily used with a photodiode, i.e., non active pixel sensor, pixel.
In the differencing mode, the capacitors CS and CR are used to store the signal from the previous frame and the current frame. This is achieved by altering the timing in the following way: Rather than starting with a reset operation, the signal on the floating diffusion is read out to one of the sample and hold capacitors. This represents the previous pixel value. The reset is then performed followed by a normal read operation. This value is then stored on the other sample and hold capacitor. The difference between these two signals is now the frame to frame difference.
A simplified expression for the output of the reset branch of the column circuit is given by:
Vcol_R≅β{α[Vr−Vtpix]−Vtcolr}
where α is the gain of the pixel source-follower; β is the gain of the column source-follower, Vr is the voltage on the floating diffusion after reset, Vtpix is the threshold voltage of the pixel source-follower n-channel transistor, and Vtcolr is the threshold voltage of the column source-follower p-channel transistor. Similarly, the output voltage of the signal branch of the column circuit is given by:
Vcol_S≅β{α[Vs−Vtpix]−Vtcols}
where VS is the voltage on the floating diffusion wish the signal charge present and Vtcols is the threshold voltage of the column source-follower p-channel transistor. Experimentally, the peak to peak variation in Vtcolr−Vtcols is typically 10-20 mV. It is desirable to remove this source of column-to-column fixed pattern noise FPN. JPL has previously developed a double delta sampling (DDS) technique to eliminate the column-to-column FPN. This approach represented an improved version of the DDS circuitry.
Sequential readout of each column is as follows. First a column is selected. After a settling time equivalent to one-half the column selection period, the DDS is performed to remove column fixed pattern noise. In this operation, a DDS switch and two column selection switches on either side are used to short the two sample and hold capacitors CS and CR. Prior to the DDS operation the reset and signal outputs (Vcol_R and VCOL_S) contain their respective signal values plus a source follower voltage threshold component. The DDS switch is activated immediately after CLAMP is turned off. The result is a difference voltage coupled to the output drivers (VR_OUT and VS_OUT) that is free of the voltage threshold component.
This chip uses a similar pixel cell to that shown in FIG. 5 FIG. 5A. FIG. 9 shows the layout of the pixel cell. PG and RESET are routed horizontally in polysilicon while the pixel output is routed vertically in metal1. Metal2 was routed within the pixel for row selection. Metal2 was also used as a light shield and covers most of the active area outside of the pixel array. The designed fill factor of the pixel is approximately 21%.
According to another feature, a logo can be formed on the acquired image by using a light blocking metal light shield. The light shield is formed to cover certain pixels in the shape of the logo to be applied. This blocks out those underlying pixels in the array, thereby forming a logo in the shape of the blocked pixels.
The output saturation level of the sensor is 800 mv when operated from a 5 V supply. Saturation is determined by the difference between the reset level on the floating diffusion node (e.g. 3 V) and the minimum voltage allowed on the pixel source follower gate (e.g. threshold voltage of approx. 0.8 volts). This corresponds to a full well of approximately 75,000 electrons. This can be increased by operating at a larger supply voltage, gaining about 47,000 per supply volt.
Dark current was measured at less than 500 pA/cm2.
Conversion gain (μV/e−) was obtained per pixel by plotting the variance in pixel output as a function of mean signal for flat field exposure. The fixed pattern noise arising from dispersion in conversion gain was under 1%—similar to the value found in CCDs and consistent with the well-controlled gain of a source-follower buffer.
The quantum efficiency of the detector was measured using a CVI ¼ m monochromator and a tungsten/halogen light source, calibrated using a photodiode traceable to NIST standards.

Claims (35)

1. A single chip camera device, comprising:
a substrate, having integrated thereon an image acquisition portion and a control portion, both of which are formed using a logic family that is compatible with CMOS;
said image acquisition portion integrated in said substrate including an array of photoreceptors;
said control portion integrated in said substrate including a signal controlling device, controlling said photoreceptors to output their signals,
said control portion also including, integrated in said substrate, a timing circuit integrated within the same substrate that houses the array of photoreceptors, controlling a timing of operation of said array of photoreceptors; and
a circuit, integrated on said substrate, which reduces a fixed pattern noise, wherein said signal controlling device includes a column-parallel read out device, which reads out a row of said photoreceptors at substantially the same time.
2. A camera device as in claim 1, wherein said array of photoreceptors includes an active pixel sensor, where each element of the array includes both a photoreceptor and a readout amplifier integrated within the same substrate as the photoreceptor.
3. A camera device as in claim 2, wherein said readout amplifier is preferably within and/or associated with one element of the array.
4. A camera device as in claim 2, wherein said photoreceptors are photodiodes.
5. A camera device as in claim 2 wherein said photoreceptors are photogates.
6. A single chip camera device, comprising:
a substrate, having integrated thereon an image acquisition portion and a control portion, both of which are formed using a logic family that is compatible with CMOS;
said image acquisition portion integrated in said substrate including an array of photoreceptors;
said control portion integrated in said substrate including a signal controlling device, controlling said photoreceptors to output their signals,
said control portion also including, integrated in said substrate, a timing circuit integrated within the same substrate that houses the array of photoreceptors, controlling a timing of operation of said array of photoreceptors;
a circuit, integrated on said substrate, which reduces a fixed pattern noise; and
a mode selector device, selecting a mode of operation of said chip, wherein said photoreceptors are either photogates or photodiodes, and said mode selector device selects a first mode of operation for operation with photogates, and a second mode of operation, different than said first mode of operation, for operation with photodiodes.
7. A single chip camera device, comprising:
a substrate, having integrated thereon an image acquisition portion and a control portion, both of which are formed using a logic family that is compatible with CMOS;
said image acquisition portion integrated in said substrate including an array of photoreceptors;
said control portion integrated in said substrate including a signal controlling device, controlling said photoreceptors to output their signals,
said control portion also including, integrated in said substrate, a timing circuit integrated within the same substrate that houses the array of photoreceptors, controlling a timing of operation of said array of photoreceptors; and
a circuit, integrated on said substrate, which reduces a fixed pattern noise,
wherein said timing circuit controls readout from said chip in a correlated double sampling mode.
8. A camera device as in claim 6, further comprising a differencing mode which alters readout timing in such a way that the value of each pixel output represents a difference between a current frame and a previous frame.
9. A single chip camera device, comprising:
a substrate, having integrated thereon an image acquisition portion and a control portion, both of which are formed using a logic family that is compatible with CMOS;
said image acquisition portion integrated in said substrate including an array of photoreceptors;
said control portion integrated in said substrate including a signal controlling device, controlling said photoreceptors to output their signals,
said control portion also including, integrated in said substrate, a timing circuit integrated within the same substrate that houses the array of photoreceptors, controlling a timing of operation of said array of photoreceptors; and
a circuit, integrated on said substrate, which reduces a fixed pattern noise including at least one charge storage device, sampling a level indicative of reset.
10. A single chip camera device, comprising:
a substrate, having integrated thereon an image acquisition portion and a control portion, both of which are formed using a logic family that is compatible with CMOS;
said image acquisition portion integrated in said substrate including an array of photoreceptors;
said control portion integrated in said substrate including a signal controlling device, controlling said photoreceptors to output their signals,
said control portion also including, integrated in said substrate, a timing circuit integrated within the same substrate that houses the array of photoreceptors, controlling a timing of operation of said array of photoreceptors; and
a circuit, integrated on said substrate, which reduces a fixed pattern noise, including at least two charge storage devices, one controlled by said timing circuit to first sample a level indicative of reset, and another controlled by said timing circuit to second sample a level indicative of a charged device.
11. A camera device as in claim 10, further comprising a shorting element that shorts together said two charge storage devices prior to sampling said reset level.
12. A camera device as in claim 10, wherein said timing circuit allows changing an integration time for said array of photoreceptors by changing a time between said first sample and said second sample.
13. A camera device as in claim 10, wherein said timing circuit times an operation of said fixed pattern noise reduction circuit to occur during a time of the video signal which is not being displayed.
14. A single chip camera device, comprising:
a substrate, having integrated thereon an image acquisition portion and a control portion, both of which are formed using a logic family that is compatible with CMOS;
said image acquisition portion integrated in said substrate including an array of photoreceptors arranged in rows and columns;
a charge storage element, associated with each said column;
said control portion integrated in said substrate including a signal controlling device, controlling said photoreceptors to output their signals,
said control portion also including, integrated in said substrate, a timing circuit integrated within the same substrate that houses the array of photoreceptors, controlling a timing of operation of said array of photoreceptors;
said control portion including logic elements to control a double delta sampling, integrated on the chip, which shorts sampled signals during the readout cycle, thereby reducing column fixed pattern noise.
15. A camera device as in claim 14, wherein said signal controlling device includes a column-parallel read out device, which reads out a row of said photoreceptors at substantially the same time.
16. A camera device as in claim 14, wherein said signal controlling device includes a column selector allowing selection of a desired column for read out, and a row selector which allows selection of a desired row for readout.
17. A camera device as in claim 14, wherein said array of photoreceptors includes an active pixel sensor, where each element of the array includes both a photoreceptor and a readout amplifier integrated within the same substrate as the photoreceptor.
18. A camera device as in claim 17, wherein said readout amplifier is preferably within and/or associated with one element of the array.
19. A camera device as in claim 17, wherein said photoreceptors are photodiodes.
20. A camera device as in claim 17, wherein said photoreceptors are photogates.
21. A camera device as in claim 14, further comprising a mode selector device, selecting a mode of operation of said chip.
22. A camera device as in claim 21, wherein said photoreceptors are either photogates or photodiodes, and said mode selector device selects a first mode of operation for operation with photogates, and a second mode of operation, different than said first mode of operation, for operation with photodiodes.
23. A camera device as in claim 14, wherein said timing circuit allows changing an integration time for said array of photoreceptors.
24. A single chip camera device, comprising:
a substrate, having integrated thereon an image acquisition portion and control portion, both of which are formed using a logic family that is compatible with CMOS;
said image acquisition portion integrated in said substrate including an array of photoreceptors in rows and columns;
first and second charge storage elements, associated with each said column;
said control portion integrated in said substrate including a signal controlling device,
said control portion also including, integrated in said substrate, a timing circuit integrated within the same substrate that houses the array of photoreceptors, controlling a timing of operation of said array of photoreceptors, controlling said photoreceptors to output their signals such that said first charge storage element receives the signal indicative of reset and said second charge storage element receives a signal indicative of a charged state;
said control portion including a shorting element, formed on said substrate which shorts between said first and second charge storage elements to reduce noise produced thereby.
25. A device as in claim 24, wherein said photoreceptors are controlled to read out an entire column of information at one time, wherein there are one of said first and second charge storage elements on said substrate for each element of said column, and wherein there is one of said shorting elements on said substrate for each of said columns.
26. A camera device as in claim 24, wherein said array of photoreceptors includes an active pixel sensor, where each element of the array includes both a photoreceptor and a readout amplifier integrated within the same substrate as the photoreceptor.
27. A camera device as in claim 26, wherein said readout amplifier is preferably within and/or associated with one element of the array.
28. A camera device as in claim 26, wherein said photoreceptors are photodiodes.
29. A camera device as in claim 26, wherein said photoreceptors are photogates.
30. A camera device as in claim 24, wherein said timing circuit allows changing an integration time for said array of photoreceptors with changing timings of said first and second charge storage elements.
31. A method of controlling a single chip camera, comprising:
integrating, on a single substrate, an image acquisition portion and a control portion, both of which are formed using a logic family that is compatible with CMOS, said image acquisition portion integrated in said substrate including an array of photoreceptors with output nodes, and a signal controlling device, controlling said photoreceptors and a timing circuit integrated within the same substrate that houses the array of photoreceptors, controlling a timing of operation of said array of photoreceptors, and also integrating at least two charge storage elements on said substrate;
first, shorting together specified nodes of said two charge storage elements;
after said first shorting, sampling voltages on said charge storage elements, said voltages being related to one another.
32. A method as in claim 31, further comprising:
sampling a reset value as a first sample;
allowing said photoreceptors to accumulate charge, after resetting said output nodes;
sampling said output nodes after accumulating said charge, producing output signals indicative of a difference between said reset value and said sampled value after accumulating said charge.
33. A single chip camera device, comprising: a substrate, having integrated thereon an image acquisition portion and a control portion, both of which are formed using a logic family that is compatible with CMOS; said image acquisition portion integrated in said substrate including an array of photoreceptors and a noise reduction circuit;
said control portion integrated in said substrate including a signal controlling device, controlling said photoreceptors to output their signals;
said control portion also including, integrated in said substrate, a timing circuit integrated within the same substrate that houses the array of photoreceptors, controlling a timing of operation of said array of photoreceptors to output a plurality of outputs at a time and controlling an operation of said noise reduction circuit to occur during a time when signals are not being read from said array of photodetectors.
34. A device as in claim 33, wherein said control portion controls the timing to output a column of said array at any one time.
35. A device as in claim 33, wherein said noise reduction circuit includes a correlated double sampling circuit.
US12/421,477 1994-01-28 2009-04-09 CMOS active pixel sensor type imaging system on a chip Expired - Fee Related USRE42974E1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/421,477 USRE42974E1 (en) 1994-01-28 2009-04-09 CMOS active pixel sensor type imaging system on a chip

Applications Claiming Priority (7)

Application Number Priority Date Filing Date Title
US08/188,032 US5471515A (en) 1994-01-28 1994-01-28 Active pixel sensor with intra-pixel charge transfer
US08/558,521 US6101232A (en) 1994-01-28 1995-11-16 Active pixel sensor with intra-pixel charge transfer
US1067896P 1996-01-26 1996-01-26
US08/789,608 US5841126A (en) 1994-01-28 1997-01-24 CMOS active pixel sensor type imaging system on a chip
US09/120,856 US6549235B1 (en) 1994-01-28 1998-07-21 Single substrate camera device with CMOS image sensor
US09/753,417 US6570617B2 (en) 1994-01-28 2001-01-02 CMOS active pixel sensor type imaging system on a chip
US12/421,477 USRE42974E1 (en) 1994-01-28 2009-04-09 CMOS active pixel sensor type imaging system on a chip

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/753,417 Reissue US6570617B2 (en) 1994-01-28 2001-01-02 CMOS active pixel sensor type imaging system on a chip

Publications (1)

Publication Number Publication Date
USRE42974E1 true USRE42974E1 (en) 2011-11-29

Family

ID=27359283

Family Applications (3)

Application Number Title Priority Date Filing Date
US09/753,417 Ceased US6570617B2 (en) 1994-01-28 2001-01-02 CMOS active pixel sensor type imaging system on a chip
US09/753,414 Expired - Fee Related US6456326B2 (en) 1994-01-28 2001-01-02 Single chip camera device having double sampling operation
US12/421,477 Expired - Fee Related USRE42974E1 (en) 1994-01-28 2009-04-09 CMOS active pixel sensor type imaging system on a chip

Family Applications Before (2)

Application Number Title Priority Date Filing Date
US09/753,417 Ceased US6570617B2 (en) 1994-01-28 2001-01-02 CMOS active pixel sensor type imaging system on a chip
US09/753,414 Expired - Fee Related US6456326B2 (en) 1994-01-28 2001-01-02 Single chip camera device having double sampling operation

Country Status (1)

Country Link
US (3) US6570617B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130099127A1 (en) * 2011-10-24 2013-04-25 Siemens Aktiengesellschaft Method and Device for Detecting X-Ray Quanta
USRE45282E1 (en) 2000-10-25 2014-12-09 Round Rock Research, Llc Method and apparatus for operating a CMOS imager having a pipelined analog to digital converter

Families Citing this family (101)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3845449B2 (en) * 1995-08-11 2006-11-15 株式会社東芝 MOS type solid-state imaging device
JP3181874B2 (en) * 1998-02-02 2001-07-03 セイコーインスツルメンツ株式会社 Image sensor
US6965410B1 (en) * 1998-12-03 2005-11-15 Canon Kabushiki Kaisha Image sensing apparatus employing dark image data to correct dark noise
US6825878B1 (en) * 1998-12-08 2004-11-30 Micron Technology, Inc. Twin P-well CMOS imager
JP4296638B2 (en) * 1999-07-12 2009-07-15 ソニー株式会社 Solid-state imaging device and camera system
AU2003900746A0 (en) * 2003-02-17 2003-03-06 Silverbrook Research Pty Ltd Methods, systems and apparatus (NPS041)
US7605940B2 (en) * 1999-09-17 2009-10-20 Silverbrook Research Pty Ltd Sensing device for coded data
US8416468B2 (en) 1999-09-17 2013-04-09 Silverbrook Research Pty Ltd Sensing device for subsampling imaged coded data
US7128270B2 (en) * 1999-09-17 2006-10-31 Silverbrook Research Pty Ltd Scanning device for coded data
US7133074B1 (en) * 1999-09-28 2006-11-07 Zoran Corporation Image sensor circuits including sampling circuits used therein for performing correlated double sampling
JP3631114B2 (en) * 2000-08-01 2005-03-23 キヤノン株式会社 Imaging device
GB2367945B (en) * 2000-08-16 2004-10-20 Secr Defence Photodetector circuit
WO2002080376A2 (en) * 2001-03-29 2002-10-10 Given Imaging Ltd. A method for timing control
US7106915B2 (en) * 2001-07-16 2006-09-12 Cypress Semiconductor Corporation Methods and devices for reading out an image sensor with reduced delay time between lines
JP3831940B2 (en) * 2001-11-26 2006-10-11 ソニー株式会社 Solid-state imaging device and clamp control method thereof
ITMI20020231A1 (en) * 2002-02-08 2003-08-08 Milano Politecnico ORGANIC SEMICONDUCTOR PHOTORETER
US20030193594A1 (en) * 2002-04-16 2003-10-16 Tay Hiok Nam Image sensor with processor controlled integration time
US7106367B2 (en) * 2002-05-13 2006-09-12 Micron Technology, Inc. Integrated CMOS imager and microcontroller
GB0216069D0 (en) 2002-07-11 2002-08-21 Qinetiq Ltd Photodetector circuits
JP2004112742A (en) * 2002-07-25 2004-04-08 Fujitsu Ltd Image sensor with image distortion suppressed
US7532760B2 (en) * 2002-08-27 2009-05-12 Aptina Imaging Corporation CMOS image sensor apparatus with on-chip real-time pipelined JPEG compression module
US8449452B2 (en) * 2002-09-30 2013-05-28 Given Imaging Ltd. In-vivo sensing system
US6903670B1 (en) 2002-10-04 2005-06-07 Smal Camera Technologies Circuit and method for cancellation of column pattern noise in CMOS imagers
US6954105B2 (en) * 2002-10-31 2005-10-11 Stmicroelectronics, Inc. Disk drive and error amplifier therefor and related methods
AU2003288517A1 (en) * 2002-12-26 2004-07-22 Given Imaging Ltd. In vivo imaging device and method of manufacture thereof
US20040208492A1 (en) * 2003-01-06 2004-10-21 Samsung Electronic Co., Ltd. Video/audio data recording/reproducing apparatus
ATE429779T1 (en) * 2003-02-03 2009-05-15 Goodrich Corp IMAGE SENSOR WITH RANDOM ACCESS
DE602004021985D1 (en) * 2003-03-25 2009-08-27 Panasonic Corp Image pickup avoiding detail loss of shady areas
US7156292B2 (en) * 2003-04-07 2007-01-02 Silverbrook Research Pty Ltd Validating competition entry
KR100955735B1 (en) * 2003-04-30 2010-04-30 크로스텍 캐피탈, 엘엘씨 Unit pixel for cmos image sensor
US8553113B2 (en) 2003-08-20 2013-10-08 At&T Intellectual Property I, L.P. Digital image capturing system and method
US20050068438A1 (en) * 2003-09-30 2005-03-31 Innovative Technology Licensing, Llc Low noise CMOS amplifier for imaging sensors
US7046284B2 (en) * 2003-09-30 2006-05-16 Innovative Technology Licensing Llc CMOS imaging system with low fixed pattern noise
JP2005217771A (en) * 2004-01-29 2005-08-11 Canon Inc Image pickup device
US7329465B2 (en) * 2004-10-29 2008-02-12 3M Innovative Properties Company Optical films incorporating cyclic olefin copolymers
US7616855B2 (en) * 2004-11-15 2009-11-10 Avago Technologies General Ip (Singapore) Pte. Ltd. Integrated waveguide and method for designing integrated waveguide
US7492958B2 (en) 2005-01-05 2009-02-17 Nokia Corporation Digital imaging with autofocus
US7952535B2 (en) * 2005-02-20 2011-05-31 Mediatek Singapore Pte Ltd Electronic visual jockey file
US20060187331A1 (en) * 2005-02-20 2006-08-24 Nucore Technology, Inc. Digital camera having electronic visual jockey capability
US20060268121A1 (en) * 2005-02-20 2006-11-30 Nucore Technology Inc. In-camera cinema director
KR100729501B1 (en) * 2005-08-03 2007-06-15 매그나칩 반도체 유한회사 Cmos image sensor having capability of auto focus control and apparatus of camera having the same
US7214920B2 (en) 2005-05-06 2007-05-08 Micron Technology, Inc. Pixel with spatially varying metal route positions
US7432491B2 (en) * 2005-05-06 2008-10-07 Micron Technology, Inc. Pixel with spatially varying sensor positions
US8045047B2 (en) * 2005-06-23 2011-10-25 Nokia Corporation Method and apparatus for digital image processing of an image having different scaling rates
KR101294470B1 (en) * 2005-07-08 2013-08-07 가부시키가이샤 니콘 Solid-state imaging element
US7633106B2 (en) * 2005-11-09 2009-12-15 International Business Machines Corporation Light shield for CMOS imager
WO2007063550A2 (en) * 2005-12-02 2007-06-07 Given Imaging Ltd. System and device for in vivo procedures
US7242332B1 (en) * 2006-05-04 2007-07-10 Micron Technology, Inc. Column-parallel sigma-delta analog-to-digital conversion with gain and offset control
KR100781530B1 (en) * 2006-07-14 2007-12-03 삼성전자주식회사 Method and apparatus for encoding and decoding fgs layer's video data using reorder of transform coefficients
US20080013624A1 (en) * 2006-07-14 2008-01-17 Samsung Electronics Co., Ltd. Method and apparatus for encoding and decoding video signal of fgs layer by reordering transform coefficients
US7768569B2 (en) * 2006-08-17 2010-08-03 Altasens, Inc. High sensitivity color filter array
US7443331B2 (en) * 2006-08-22 2008-10-28 Texas Instruments Incorporated Multiple-bank CMOS image sensor system and method
US7514716B2 (en) * 2006-08-29 2009-04-07 Aptina Imaging Corporation In-pixel analog memory with non-destructive read sense circuit for high dynamic range global shutter pixel operation
US7696545B2 (en) * 2006-08-29 2010-04-13 Micron Technology, Inc. Skimmed charge capture and charge packet removal for increased effective pixel photosensor full well capacity
US7732748B2 (en) * 2006-08-31 2010-06-08 Aptina Imaging Corporation Active pixel image sensor with reduced readout delay
JP4921911B2 (en) * 2006-09-29 2012-04-25 オリンパス株式会社 Solid-state imaging device
CA3009034C (en) * 2006-10-10 2020-08-18 Acorda Therapeutics, Inc. Compositions and methods of using chondroitinase abci mutants
US7829834B2 (en) * 2006-10-20 2010-11-09 Electronics And Telecommunications Research Institute Low-voltage image sensor having multiple gates between a photodiode and a diffusion node for suppressing dark current and method of driving transfer transistor thereof
US7944020B1 (en) 2006-12-22 2011-05-17 Cypress Semiconductor Corporation Reverse MIM capacitor
US7616243B2 (en) * 2007-03-07 2009-11-10 Altasens, Inc. Method and apparatus for improving and controlling dynamic range in an image sensor
US7995124B2 (en) * 2007-09-14 2011-08-09 Omnivision Technologies, Inc. Image sensor apparatus and method for improved dynamic range with multiple readout circuit paths
JP5251881B2 (en) * 2007-10-09 2013-07-31 株式会社ニコン Imaging device
JP5145866B2 (en) * 2007-10-26 2013-02-20 株式会社ニコン Solid-state image sensor
JP2009130582A (en) * 2007-11-22 2009-06-11 Nikon Corp Solid-state imaging apparatus, and electronic camera
JP5018539B2 (en) 2008-02-18 2012-09-05 株式会社ニコン Imaging device
JP5288965B2 (en) * 2008-09-22 2013-09-11 キヤノン株式会社 Solid-state imaging device and driving method thereof
US8476567B2 (en) 2008-09-22 2013-07-02 Semiconductor Components Industries, Llc Active pixel with precharging circuit
JP5181999B2 (en) * 2008-10-10 2013-04-10 ソニー株式会社 Solid-state imaging device, optical device, signal processing device, and signal processing system
US7974805B2 (en) * 2008-10-14 2011-07-05 ON Semiconductor Trading, Ltd Image sensor and method
US8625012B2 (en) * 2009-02-05 2014-01-07 The Hong Kong University Of Science And Technology Apparatus and method for improving dynamic range and linearity of CMOS image sensor
JP5146499B2 (en) * 2009-08-08 2013-02-20 株式会社ニコン Solid-state image sensor
US8605177B2 (en) * 2009-09-16 2013-12-10 Altasens, Inc. Image sensor with wide dynamic range
CN109905669A (en) 2010-03-25 2019-06-18 德普伊辛迪斯制品公司 The system and method for disposable imaging device for medical application are provided
US8383443B2 (en) 2010-05-14 2013-02-26 International Business Machines Corporation Non-uniform gate dielectric charge for pixel sensor cells and methods of manufacturing
US9158408B2 (en) * 2010-07-08 2015-10-13 Indian Institute Of Science Surfaces with embedded sensing and actuation networks using complementary-metal-oxide-semiconductor (CMOS) sensing chips
JP5906596B2 (en) 2010-08-16 2016-04-20 株式会社ニコン Imaging device
CN101943606A (en) * 2010-08-20 2011-01-12 电子科技大学 Infrared focal plane reading circuit and method thereof
US8462240B2 (en) 2010-09-15 2013-06-11 Aptina Imaging Corporation Imaging systems with column randomizing circuits
US8415623B2 (en) 2010-11-23 2013-04-09 Raytheon Company Processing detector array signals using stacked readout integrated circuits
CN102131059B (en) * 2011-04-20 2016-03-02 中国科学院半导体研究所 Towards the high-speed row parallel image transducer of real-time vision chip
AU2012253263B2 (en) 2011-05-12 2016-07-07 DePuy Synthes Products, Inc. Improved image sensor for endoscopic use
EP2768396A2 (en) 2011-10-17 2014-08-27 Butterfly Network Inc. Transmissive imaging and related apparatus and methods
JP6056126B2 (en) 2011-10-21 2017-01-11 ソニー株式会社 Solid-state imaging device and camera system
CA2878512A1 (en) 2012-07-26 2014-01-30 Olive Medical Corporation Camera system with minimal area monolithic cmos image sensor
US9264643B1 (en) * 2012-12-29 2016-02-16 Rambus, Inc. Methods and circuitries for pixel sampling
JP6042737B2 (en) * 2013-01-31 2016-12-14 オリンパス株式会社 Solid-state imaging device and imaging device
JP6363114B2 (en) 2013-02-28 2018-07-25 デピュイ・シンセス・プロダクツ・インコーポレイテッド Video strobe copy of vocal cords with CMOS sensor
EP2967286B1 (en) 2013-03-15 2021-06-23 DePuy Synthes Products, Inc. Minimize image sensor i/o and conductor counts in endoscope applications
CN105246394B (en) 2013-03-15 2018-01-12 德普伊新特斯产品公司 It is synchronous without the imaging sensor of input clock and data transfer clock
US9667889B2 (en) 2013-04-03 2017-05-30 Butterfly Network, Inc. Portable electronic devices with integrated imaging capabilities
FR3008208B1 (en) * 2013-07-02 2016-12-02 Mbda France METHOD AND DEVICE FOR THE DETECTION OF FIRE FROM LIGHT WEAPONS
MX2016006455A (en) 2013-11-17 2016-12-09 Quantum-Si Incorporated Active-source-pixel, integrated device for rapid analysis of biological and chemical speciments.
CA2957543A1 (en) 2014-08-08 2016-02-11 Quantum-Si Incorporated Optical system and assay chip for probing, detecting and analyzing molecules
MX2021007934A (en) 2014-08-08 2023-01-17 Quantum Si Inc Integrated device for temporal binning of received photons.
WO2016023011A1 (en) 2014-08-08 2016-02-11 Quantum-Si Incorporated Integrated device with external light source for probing, detecting, and analyzing molecules
WO2018201219A1 (en) * 2017-05-02 2018-11-08 The University Of British Columbia Cmos image sensors with pixel-wise programmable exposure encoding and methods for use of same
JP7297433B2 (en) 2018-12-11 2023-06-26 キヤノン株式会社 Photoelectric conversion device and imaging system
US10958861B2 (en) * 2019-07-10 2021-03-23 Semiconductor Components Industries, Llc Image sensors with in-pixel amplification circuitry
US11496703B2 (en) 2019-07-25 2022-11-08 Trustees Of Dartmouth College High conversion gain and high fill-factor image sensors with pump-gate and vertical charge storage well for global-shutter and high-speed applications
CN110648621B (en) * 2019-10-30 2023-04-18 京东方科技集团股份有限公司 Shift register and driving method thereof, grid driving circuit and display device
US11750944B2 (en) * 2021-05-28 2023-09-05 Varex Imaging Corporation Pixel noise cancellation system

Citations (91)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3225194A (en) 1962-04-30 1965-12-21 Ibm Scintillation detection apparatus
US3822362A (en) 1973-03-19 1974-07-02 Reticon Corp Self-scanning photo diode array
US3849635A (en) 1973-04-12 1974-11-19 Rca Corp High speed programmable counter
US4155094A (en) 1976-10-06 1979-05-15 Hitachi, Ltd. Solid-state imaging device
US4363963A (en) 1979-03-08 1982-12-14 Nippon Hoso Kyokai Solid state photo-electric converting device and solid state imaging apparatus employing it
JPS5855909A (en) 1981-09-29 1983-04-02 Takeomi Suzuki Detector for optical image
US4382187A (en) 1979-11-09 1983-05-03 Thomson-Csf Electromagnetic radiation detection matrix
JPS5990466A (en) 1982-11-15 1984-05-24 Mitsubishi Electric Corp Solid-state image pickup element
JPS6053073A (en) 1983-09-02 1985-03-26 Hitachi Ltd Solid-state image pickup element with microlens and manufacture thereof
US4525628A (en) 1982-06-18 1985-06-25 General Electric Company Rare earth ceramic scintillator
US4525742A (en) 1983-02-14 1985-06-25 Fuji Photo Film Co. Ltd. Two-dimensional solid-state image sensor device
JPS6164158A (en) 1984-09-06 1986-04-02 Nec Corp Manufacture of solid-state image pickup device
US4631400A (en) 1984-01-20 1986-12-23 California Institute Of Technology Correlating optical motion detector
US4660090A (en) 1985-08-27 1987-04-21 Texas Instruments Incorporated CCD imager with on-chip processing
JPS62151068A (en) 1985-12-25 1987-07-06 Hitachi Vlsi Eng Corp Photo-image sensor
US4716466A (en) 1984-05-31 1987-12-29 Fujitsu Limited Image sensor
US4768084A (en) 1985-09-28 1988-08-30 Hitachi, Ltd. Solid-state imaging device with two-row mixing gates
US4809075A (en) 1986-10-17 1989-02-28 Hitachi, Ltd. Solid-state imaging device having an amplifying means in the matrix arrangement of picture elements
JPH0191453A (en) 1987-10-02 1989-04-11 Fuji Photo Film Co Ltd Solid-state image sensing device
US4835617A (en) 1986-09-22 1989-05-30 Hitachi, Ltd. Image pickup device for television cameras having a shutter function for a photodiode matrix operated using MOS switches
US4839729A (en) 1987-05-28 1989-06-13 Nippon Hoso Kyokai Solid state image sensor
US4839735A (en) 1986-12-22 1989-06-13 Hamamatsu Photonics K.K. Solid state image sensor having variable charge accumulation time period
US4841348A (en) 1986-07-09 1989-06-20 Fuji Photo Film Co., Ltd. Solid state image pickup device
US4859624A (en) 1987-07-31 1989-08-22 Kabushiki Kaisha Toshiba Manufacturing method of semiconductor device having CCD and peripheral circuit
JPH01243462A (en) 1988-03-25 1989-09-28 Hitachi Ltd Solid-state image sensor
JPH027680A (en) 1988-06-27 1990-01-11 Canon Inc Image pickup device
JPH02107075A (en) 1988-10-17 1990-04-19 Hitachi Ltd Solid-state image pickup device
US4942473A (en) 1987-07-16 1990-07-17 Techninon Research & Development Foundation Intelligent scan image sensor
US4942474A (en) 1987-12-11 1990-07-17 Hitachi, Ltd. Solid-state imaging device having photo-electric conversion elements and other circuit elements arranged to provide improved photo-sensitivity
US4959727A (en) 1988-06-03 1990-09-25 Hitachi, Ltd. Image pick-up apparatus
JPH0364176A (en) 1989-08-02 1991-03-19 Hitachi Ltd Solid-state image pickup device and its drive method
JPH03106184A (en) 1989-09-20 1991-05-02 Olympus Optical Co Ltd Solid-state image pickup element
US5043582A (en) 1985-12-11 1991-08-27 General Imagining Corporation X-ray imaging system and solid state detector therefor
US5051797A (en) 1989-09-05 1991-09-24 Eastman Kodak Company Charge-coupled device (CCD) imager and method of operation
JPH03276675A (en) 1990-03-26 1991-12-06 Sony Corp Solid-state image sensing element
JPH0424964A (en) 1990-05-16 1992-01-28 Olympus Optical Co Ltd Solid-state image sensing device
JPH0461573A (en) 1990-06-29 1992-02-27 Hitachi Ltd Picture element amplification solid-state image pickup element
US5097339A (en) 1987-01-06 1992-03-17 Minolta Camera Kabushiki Kaisha Single chip solid state image sensing devices
US5122881A (en) 1988-08-10 1992-06-16 Hitachi, Ltd. Solid-state imaging device with an amplifying FET in each pixel and an output capacitor in each row
US5132251A (en) 1990-12-31 1992-07-21 Samsung Electronics Co., Ltd. Method for manufacturing a color filter
US5134488A (en) 1990-12-28 1992-07-28 David Sarnoff Research Center, Inc. X-Y addressable imager with variable integration
US5144447A (en) 1988-03-31 1992-09-01 Hitachi, Ltd. Solid-state image array with simultaneously activated line drivers
US5153421A (en) 1991-11-04 1992-10-06 Xerox Corporation Architecture for analog and digital image sensor arrays
US5172249A (en) 1989-05-31 1992-12-15 Canon Kabushiki Kaisha Photoelectric converting apparatus with improved switching to reduce sensor noises
US5182623A (en) 1989-11-13 1993-01-26 Texas Instruments Incorporated Charge coupled device/charge super sweep image system and method for making
US5184203A (en) 1990-01-19 1993-02-02 Kabushiki Kaisha Toshiba Semiconductor device having a charge transfer device, MOSFETs, and bipolar transistors--all formed in a single semiconductor substrate
US5198880A (en) 1989-06-22 1993-03-30 Kabushiki Kaisha Toshiba Semiconductor integrated circuit and method of making the same
US5225696A (en) 1992-01-29 1993-07-06 Northrop Corporation Focal plane array with charge transfer gate
WO1993019489A1 (en) 1992-03-24 1993-09-30 Institut Für Mikroelektronik Stuttgart Image cell, in particular for an imaging chip
JPH05291549A (en) 1992-04-06 1993-11-05 Ricoh Co Ltd Lamination type solid-state image sensing device
US5262871A (en) 1989-11-13 1993-11-16 Rutgers, The State University Multiple resolution image sensor
US5296696A (en) 1992-01-29 1994-03-22 Olympus Optical Co., Ltd. Solid state image pickup apparatus and driving method
US5298294A (en) 1988-01-13 1994-03-29 Thomson-Csf Input screen scintillator for an X-ray image intensifier tube and manufacturing process of this scintillator
US5317174A (en) 1993-02-19 1994-05-31 Texas Instruments Incorporated Bulk charge modulated device photocell
US5323052A (en) 1991-11-15 1994-06-21 Sharp Kabushiki Kaisha Image pickup device with wide angular response
US5322994A (en) 1992-01-29 1994-06-21 Olympus Optical Co., Ltd. Solid state image pickup device having a reliable photoelectric detection cell
US5335015A (en) 1992-10-30 1994-08-02 Texas Instruments Incorporated Method for improved dynamic range of BCMD image sensors
US5341008A (en) 1993-09-21 1994-08-23 Texas Instruments Incorporated Bulk charge modulated device photocell with lateral charge drain
US5345266A (en) 1989-09-23 1994-09-06 Vlsi Vision Limited Matrix array image sensor chip
US5420634A (en) 1991-04-01 1995-05-30 Olympus Optical Co., Ltd. Solid state imaging device
JPH07161952A (en) 1993-12-06 1995-06-23 Olympus Optical Co Ltd Solid-state image pick-up device and its manufacture
US5436476A (en) 1993-04-14 1995-07-25 Texas Instruments Incorporated CCD image sensor with active transistor pixel
US5440130A (en) 1985-12-11 1995-08-08 General Imaging Corporation X-ray imaging system and solid state detector therefor
US5452109A (en) 1994-08-31 1995-09-19 Eastman Kodak Company Digital image signal processing apparatus and method for accumulating blocks of signal data from an imager
US5452004A (en) 1993-06-17 1995-09-19 Litton Systems, Inc. Focal plane array imaging device with random access architecture
US5461425A (en) 1994-02-15 1995-10-24 Stanford University CMOS image sensor with pixel level A/D conversion
US5464984A (en) 1985-12-11 1995-11-07 General Imaging Corporation X-ray imaging system and solid state detector therefor
US5471515A (en) * 1994-01-28 1995-11-28 California Institute Of Technology Active pixel sensor with intra-pixel charge transfer
US5479049A (en) 1993-02-01 1995-12-26 Sharp Kabushiki Kaisha Solid state image sensor provided with a transparent resin layer having water repellency and oil repellency and flattening a surface thereof
US5491566A (en) * 1992-11-27 1996-02-13 Goldstar Co., Ltd. Integrated input-output device having a reading and a printing section on a single substrate
US5528643A (en) 1989-11-13 1996-06-18 Texas Instruments Incorporated Charge coupled device/charge super sweep image system and method for making
US5541402A (en) 1994-10-17 1996-07-30 At&T Corp. Imaging active pixel device having a non-destructive read-out gate
US5572074A (en) 1995-06-06 1996-11-05 Rockwell International Corporation Compact photosensor circuit having automatic intensity range control
US5576762A (en) 1990-11-07 1996-11-19 Canon Kabushiki Kaisha Solid-state image pickup device
US5576763A (en) 1994-11-22 1996-11-19 Lucent Technologies Inc. Single-polysilicon CMOS active pixel
US5585620A (en) 1993-12-06 1996-12-17 Nikon Corporation Image signal resolution changing system
US5587596A (en) 1995-09-20 1996-12-24 National Semiconductor Corporation Single MOS transistor active pixel sensor cell with automatic anti-blooming and wide dynamic range
US5600127A (en) * 1995-02-23 1997-02-04 Mitsubishi Denki Kabushiki Kaisha Solid state image sensor transferring charges with high efficiency and decreased power consumption, and method of driving the same
US5608243A (en) 1995-10-19 1997-03-04 National Semiconductor Corporation Single split-gate MOS transistor active pixel sensor cell with automatic anti-blooming and wide dynamic range
US5614744A (en) 1995-08-04 1997-03-25 National Semiconductor Corporation CMOS-based, low leakage active pixel array with anti-blooming isolation
US5625210A (en) 1995-04-13 1997-04-29 Eastman Kodak Company Active pixel sensor integrated with a pinned photodiode
US5631704A (en) 1994-10-14 1997-05-20 Lucent Technologies, Inc. Active pixel sensor and imaging system having differential mode
US5633679A (en) 1995-05-19 1997-05-27 Xerox Corporation Photosensitive chip having transfer circuits which compensate for shielded test photosensors
US5670817A (en) * 1995-03-03 1997-09-23 Santa Barbara Research Center Monolithic-hybrid radiation detector/readout
US5693932A (en) 1994-09-16 1997-12-02 Canon Kabushiki Kaisha Photoelectric converting apparatus with reduced electric power comsumption
US5708263A (en) 1995-12-27 1998-01-13 International Business Machines Corporation Photodetector array
US5739562A (en) 1995-08-01 1998-04-14 Lucent Technologies Inc. Combined photogate and photodiode active pixel image sensor
US5784102A (en) 1995-05-15 1998-07-21 Welch Allyn, Inc. Optical reader having improved interactive image sensing and control circuitry
US5793423A (en) 1991-03-18 1998-08-11 Sony Corporation Solid state image sensing device
US5883830A (en) * 1995-12-29 1999-03-16 Intel Corporation CMOS imaging device with integrated flash memory image correction circuitry
US5933188A (en) 1994-10-19 1999-08-03 Canon Kabushiki Kaisha Photoelectric conversion apparatus and method with reset

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03274957A (en) 1990-03-26 1991-12-05 Seiko Instr Inc Picture reader
US5495337A (en) 1991-11-06 1996-02-27 Machine Vision Products, Inc. Method of visualizing minute particles
US6014231A (en) 1992-09-09 2000-01-11 Rohm Co., Ltd. Image sensor
US5336879A (en) 1993-05-28 1994-08-09 David Sarnoff Research Center, Inc. Pixel array having image forming pixel elements integral with peripheral circuit elements
US5808676A (en) 1995-01-03 1998-09-15 Xerox Corporation Pixel cells having integrated analog memories and arrays thereof
US5953060A (en) 1995-10-31 1999-09-14 Imec Vzw Method for reducing fixed pattern noise in solid state imaging devices
US5729008A (en) 1996-01-25 1998-03-17 Hewlett-Packard Company Method and device for tracking relative movement by correlating signals from an array of photoelements

Patent Citations (97)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3225194A (en) 1962-04-30 1965-12-21 Ibm Scintillation detection apparatus
US3822362A (en) 1973-03-19 1974-07-02 Reticon Corp Self-scanning photo diode array
US3849635A (en) 1973-04-12 1974-11-19 Rca Corp High speed programmable counter
US4155094A (en) 1976-10-06 1979-05-15 Hitachi, Ltd. Solid-state imaging device
US4363963A (en) 1979-03-08 1982-12-14 Nippon Hoso Kyokai Solid state photo-electric converting device and solid state imaging apparatus employing it
US4382187A (en) 1979-11-09 1983-05-03 Thomson-Csf Electromagnetic radiation detection matrix
JPS5855909A (en) 1981-09-29 1983-04-02 Takeomi Suzuki Detector for optical image
US4525628A (en) 1982-06-18 1985-06-25 General Electric Company Rare earth ceramic scintillator
JPS5990466A (en) 1982-11-15 1984-05-24 Mitsubishi Electric Corp Solid-state image pickup element
US4525742A (en) 1983-02-14 1985-06-25 Fuji Photo Film Co. Ltd. Two-dimensional solid-state image sensor device
JPS6053073A (en) 1983-09-02 1985-03-26 Hitachi Ltd Solid-state image pickup element with microlens and manufacture thereof
US4631400A (en) 1984-01-20 1986-12-23 California Institute Of Technology Correlating optical motion detector
US4716466A (en) 1984-05-31 1987-12-29 Fujitsu Limited Image sensor
JPS6164158A (en) 1984-09-06 1986-04-02 Nec Corp Manufacture of solid-state image pickup device
US4660090A (en) 1985-08-27 1987-04-21 Texas Instruments Incorporated CCD imager with on-chip processing
US4768084A (en) 1985-09-28 1988-08-30 Hitachi, Ltd. Solid-state imaging device with two-row mixing gates
US5464984A (en) 1985-12-11 1995-11-07 General Imaging Corporation X-ray imaging system and solid state detector therefor
US5043582A (en) 1985-12-11 1991-08-27 General Imagining Corporation X-ray imaging system and solid state detector therefor
US5440130A (en) 1985-12-11 1995-08-08 General Imaging Corporation X-ray imaging system and solid state detector therefor
JPS62151068A (en) 1985-12-25 1987-07-06 Hitachi Vlsi Eng Corp Photo-image sensor
US4841348A (en) 1986-07-09 1989-06-20 Fuji Photo Film Co., Ltd. Solid state image pickup device
US4835617A (en) 1986-09-22 1989-05-30 Hitachi, Ltd. Image pickup device for television cameras having a shutter function for a photodiode matrix operated using MOS switches
US4809075A (en) 1986-10-17 1989-02-28 Hitachi, Ltd. Solid-state imaging device having an amplifying means in the matrix arrangement of picture elements
US4839735A (en) 1986-12-22 1989-06-13 Hamamatsu Photonics K.K. Solid state image sensor having variable charge accumulation time period
US5097339A (en) 1987-01-06 1992-03-17 Minolta Camera Kabushiki Kaisha Single chip solid state image sensing devices
US4839729A (en) 1987-05-28 1989-06-13 Nippon Hoso Kyokai Solid state image sensor
US4942473A (en) 1987-07-16 1990-07-17 Techninon Research & Development Foundation Intelligent scan image sensor
US4859624A (en) 1987-07-31 1989-08-22 Kabushiki Kaisha Toshiba Manufacturing method of semiconductor device having CCD and peripheral circuit
JPH0191453A (en) 1987-10-02 1989-04-11 Fuji Photo Film Co Ltd Solid-state image sensing device
US4942474A (en) 1987-12-11 1990-07-17 Hitachi, Ltd. Solid-state imaging device having photo-electric conversion elements and other circuit elements arranged to provide improved photo-sensitivity
US5298294A (en) 1988-01-13 1994-03-29 Thomson-Csf Input screen scintillator for an X-ray image intensifier tube and manufacturing process of this scintillator
JPH01243462A (en) 1988-03-25 1989-09-28 Hitachi Ltd Solid-state image sensor
US5144447A (en) 1988-03-31 1992-09-01 Hitachi, Ltd. Solid-state image array with simultaneously activated line drivers
US4959727A (en) 1988-06-03 1990-09-25 Hitachi, Ltd. Image pick-up apparatus
JPH027680A (en) 1988-06-27 1990-01-11 Canon Inc Image pickup device
US5122881A (en) 1988-08-10 1992-06-16 Hitachi, Ltd. Solid-state imaging device with an amplifying FET in each pixel and an output capacitor in each row
JPH02107075A (en) 1988-10-17 1990-04-19 Hitachi Ltd Solid-state image pickup device
US5172249A (en) 1989-05-31 1992-12-15 Canon Kabushiki Kaisha Photoelectric converting apparatus with improved switching to reduce sensor noises
US5198880A (en) 1989-06-22 1993-03-30 Kabushiki Kaisha Toshiba Semiconductor integrated circuit and method of making the same
JPH0364176A (en) 1989-08-02 1991-03-19 Hitachi Ltd Solid-state image pickup device and its drive method
US5051797A (en) 1989-09-05 1991-09-24 Eastman Kodak Company Charge-coupled device (CCD) imager and method of operation
JPH03106184A (en) 1989-09-20 1991-05-02 Olympus Optical Co Ltd Solid-state image pickup element
US5345266A (en) 1989-09-23 1994-09-06 Vlsi Vision Limited Matrix array image sensor chip
US5262871A (en) 1989-11-13 1993-11-16 Rutgers, The State University Multiple resolution image sensor
US5369039A (en) 1989-11-13 1994-11-29 Texas Instruments Incorporated Method of making charge coupled device/charge super sweep image system
US5182623A (en) 1989-11-13 1993-01-26 Texas Instruments Incorporated Charge coupled device/charge super sweep image system and method for making
US5528643A (en) 1989-11-13 1996-06-18 Texas Instruments Incorporated Charge coupled device/charge super sweep image system and method for making
US5652622A (en) 1989-11-13 1997-07-29 Texas Instruments Inc Charge coupled device/charge super sweep image system and method for making
US5184203A (en) 1990-01-19 1993-02-02 Kabushiki Kaisha Toshiba Semiconductor device having a charge transfer device, MOSFETs, and bipolar transistors--all formed in a single semiconductor substrate
JPH03276675A (en) 1990-03-26 1991-12-06 Sony Corp Solid-state image sensing element
JPH0424964A (en) 1990-05-16 1992-01-28 Olympus Optical Co Ltd Solid-state image sensing device
JPH0461573A (en) 1990-06-29 1992-02-27 Hitachi Ltd Picture element amplification solid-state image pickup element
US5576762A (en) 1990-11-07 1996-11-19 Canon Kabushiki Kaisha Solid-state image pickup device
US5134488A (en) 1990-12-28 1992-07-28 David Sarnoff Research Center, Inc. X-Y addressable imager with variable integration
US5132251A (en) 1990-12-31 1992-07-21 Samsung Electronics Co., Ltd. Method for manufacturing a color filter
US5793423A (en) 1991-03-18 1998-08-11 Sony Corporation Solid state image sensing device
US5420634A (en) 1991-04-01 1995-05-30 Olympus Optical Co., Ltd. Solid state imaging device
US5153421A (en) 1991-11-04 1992-10-06 Xerox Corporation Architecture for analog and digital image sensor arrays
US5323052A (en) 1991-11-15 1994-06-21 Sharp Kabushiki Kaisha Image pickup device with wide angular response
US5225696A (en) 1992-01-29 1993-07-06 Northrop Corporation Focal plane array with charge transfer gate
US5322994A (en) 1992-01-29 1994-06-21 Olympus Optical Co., Ltd. Solid state image pickup device having a reliable photoelectric detection cell
US5296696A (en) 1992-01-29 1994-03-22 Olympus Optical Co., Ltd. Solid state image pickup apparatus and driving method
WO1993019489A1 (en) 1992-03-24 1993-09-30 Institut Für Mikroelektronik Stuttgart Image cell, in particular for an imaging chip
US5608204A (en) * 1992-03-24 1997-03-04 Institut Fur Mikroelektronik Stuttgart Image cell for an image-recorder chip, for protection of high input signal dynamics onto reduced output signal dynamics
JPH05291549A (en) 1992-04-06 1993-11-05 Ricoh Co Ltd Lamination type solid-state image sensing device
US5335015A (en) 1992-10-30 1994-08-02 Texas Instruments Incorporated Method for improved dynamic range of BCMD image sensors
US5471245A (en) 1992-10-30 1995-11-28 Texas Instruments Incorporated Bulk charged modulated device (BCMD) image sensors with increased dynamic range
US5491566A (en) * 1992-11-27 1996-02-13 Goldstar Co., Ltd. Integrated input-output device having a reading and a printing section on a single substrate
US5479049A (en) 1993-02-01 1995-12-26 Sharp Kabushiki Kaisha Solid state image sensor provided with a transparent resin layer having water repellency and oil repellency and flattening a surface thereof
US5317174A (en) 1993-02-19 1994-05-31 Texas Instruments Incorporated Bulk charge modulated device photocell
US5436476A (en) 1993-04-14 1995-07-25 Texas Instruments Incorporated CCD image sensor with active transistor pixel
US5500383A (en) 1993-04-14 1996-03-19 Texas Instruments Incorporated Method for fabricating a CCD image sensor with active transistor pixel
US5452004A (en) 1993-06-17 1995-09-19 Litton Systems, Inc. Focal plane array imaging device with random access architecture
US5424223A (en) 1993-09-21 1995-06-13 Texas Instruments Incorporated Bulk charge modulated device photocell with lateral charge drain
US5341008A (en) 1993-09-21 1994-08-23 Texas Instruments Incorporated Bulk charge modulated device photocell with lateral charge drain
US5585620A (en) 1993-12-06 1996-12-17 Nikon Corporation Image signal resolution changing system
JPH07161952A (en) 1993-12-06 1995-06-23 Olympus Optical Co Ltd Solid-state image pick-up device and its manufacture
US5471515A (en) * 1994-01-28 1995-11-28 California Institute Of Technology Active pixel sensor with intra-pixel charge transfer
US5461425A (en) 1994-02-15 1995-10-24 Stanford University CMOS image sensor with pixel level A/D conversion
US5452109A (en) 1994-08-31 1995-09-19 Eastman Kodak Company Digital image signal processing apparatus and method for accumulating blocks of signal data from an imager
US5693932A (en) 1994-09-16 1997-12-02 Canon Kabushiki Kaisha Photoelectric converting apparatus with reduced electric power comsumption
US5631704A (en) 1994-10-14 1997-05-20 Lucent Technologies, Inc. Active pixel sensor and imaging system having differential mode
US5541402A (en) 1994-10-17 1996-07-30 At&T Corp. Imaging active pixel device having a non-destructive read-out gate
US5933188A (en) 1994-10-19 1999-08-03 Canon Kabushiki Kaisha Photoelectric conversion apparatus and method with reset
US5576763A (en) 1994-11-22 1996-11-19 Lucent Technologies Inc. Single-polysilicon CMOS active pixel
US5600127A (en) * 1995-02-23 1997-02-04 Mitsubishi Denki Kabushiki Kaisha Solid state image sensor transferring charges with high efficiency and decreased power consumption, and method of driving the same
US5670817A (en) * 1995-03-03 1997-09-23 Santa Barbara Research Center Monolithic-hybrid radiation detector/readout
US5625210A (en) 1995-04-13 1997-04-29 Eastman Kodak Company Active pixel sensor integrated with a pinned photodiode
US5784102A (en) 1995-05-15 1998-07-21 Welch Allyn, Inc. Optical reader having improved interactive image sensing and control circuitry
US5633679A (en) 1995-05-19 1997-05-27 Xerox Corporation Photosensitive chip having transfer circuits which compensate for shielded test photosensors
US5572074A (en) 1995-06-06 1996-11-05 Rockwell International Corporation Compact photosensor circuit having automatic intensity range control
US5739562A (en) 1995-08-01 1998-04-14 Lucent Technologies Inc. Combined photogate and photodiode active pixel image sensor
US5614744A (en) 1995-08-04 1997-03-25 National Semiconductor Corporation CMOS-based, low leakage active pixel array with anti-blooming isolation
US5587596A (en) 1995-09-20 1996-12-24 National Semiconductor Corporation Single MOS transistor active pixel sensor cell with automatic anti-blooming and wide dynamic range
US5608243A (en) 1995-10-19 1997-03-04 National Semiconductor Corporation Single split-gate MOS transistor active pixel sensor cell with automatic anti-blooming and wide dynamic range
US5708263A (en) 1995-12-27 1998-01-13 International Business Machines Corporation Photodetector array
US5883830A (en) * 1995-12-29 1999-03-16 Intel Corporation CMOS imaging device with integrated flash memory image correction circuitry

Non-Patent Citations (183)

* Cited by examiner, † Cited by third party
Title
A. Dickinson, et al., "Standard CMOS Active Pixel Image Sensors for Multimedia Applications," Proc. 16th Conference on Advanced Research in VLSI, Chapel Hill, NC, USA, IEEE, pp. 214-224 (Mar. 27-29, 1995).
A. Gruss, et al., "Integrated Sensor and Range-Finding Analog Signal Processor," IEEE Journal of Solid State Circuits, vol. 26, No. 3, pp. 184-191 (Mar. 1991).
A. Toyota, et al., "A Novel Tungsten Light-Shield Structure for High-Density CCD Image Sensors," IEEE Transaction on Electron Devices, Special Issue on Solid State Image Sensors, vol. 38, No. 5, pp. 965-968 (May 1991).
A. Yusa, et al., "SIT Image Sensor: Design Considerations and Characteristics," IEEE Trans. on Electron Devices, vol. ED-33, No. 6, pp. 735-742 (Jun. 1986).
Answer and Affirmative Defenses to Plaintiff's Complaint of Pantech Wireless, Inc. and Patech Co., Ltd., and Counterclaims of Pantech Wireless, Inc., May 19, 2011, California Institute of Technology v. STMicroelectronics NV, et al., Civil Actions No. 2:10-cv-09099-MRP-VBK, Central District of California.
Answer of STMicroelectronics, Inc. to Complaint, Apr. 14, 2011, California Institute of Technology v. STMicroelectronics NV, et al., Civil Actions No. 2:10-cv-09099-MRP-VBK, Central District of California.
B. Burke, "An Abuttable CCD Imager for Visible and X-Ray Focal Plane Arrays," IEEE Transaction on Electron Devices, Special Issue on Solid State Image Sensors, vol. 38, No. 5, pp. 1069-1076 (May 1991).
B. Fowler, et al., "A CMOS Area Image Sensors with Pixel-Level A/D Conversion," 1994 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, Neural Networks and Image Sensors/ Paper TP 13.5, pp. 226-227 (1994).
B. Pain, et al., "Approaches and analysis for on-focal-plane analog-to-digital conversion," Proc. SPIE, vol. 2226, pp. 208-218 (1994).
Bueno, Clifford, et al., "Hybrid scintillators for x-ray imaging," Preprint of paper submitted to SPIE International Symposium, Medical Imaging 1996, Paper 2708-44, Feb. 10, 1996-Feb. 15, 1996.
Bueno, Clifford, et al., "Hybrid scintillators for x-ray imaging," SPIE, vol. 2708, pp. 469-481, 1996.
C. G. Bethea, et al., "10-μm GaAs / AlGaAs Multiquantum Well Scanned Array Infrared Imaging Camera," IEEE Transaction on Electron Devices, Special Issue on Solid State Image Sensors, vol. 38, No. 5, pp. 1118-1123 (May 1991).
C. Jansson, et al., "An Addressable 256×256 Photodiode Image Sensor Array with an 8-Bit Digital Output," Analog Integrated Circuits and Signal Processing, vol. 4, pp. 37-49 (1993).
C. K. Chen, et al., "Ultraviolet, Visible, and Infrared Response of PtSi Schottky-Barrier Detectors Operated in the Front-Illuminated Mode," IEEE Transaction on Electron Devices, Special Issue on Solid State Image Sensors, vol. 38, No. 5, pp. 1094-1103 (May 1991).
C.R. Hoople, et al. "Characteristics of Submicrometer Gaps in Buried-Channel CCD Structures," IEEE Transaction on Electron Devices, Special Issue on Solid State Image Sensors, vol. 38, No. 5, pp. 1175-1181 (May 1991).
Caltech v. Canon U.S.A., Inc. et al., U.S.D.C. C.D.Cal., CV-08-8637-VBF; "Canon U.S.A. Inc. and Canon Inc.'s Answer to Plaintiff's First Amended Complaint and Canon U.S.A.'s Counterclaims," Jun. 23, 2009. Exhibits attached as Ref-8A.
Caltech v. Canon U.S.A., Inc. et al., U.S.D.C. C.D.Cal., CV-08-8637-VBF; "Defendant Nikon Corp.'s Answer and Defenses," Jun. 23, 2009.
Caltech v. Canon U.S.A., Inc. et al., U.S.D.C. C.D.Cal., CV-08-8637-VBF; "Defendant Nikon Inc.'s Answer, Defenses and Counterclaims," Jun. 23, 2009.
Caltech v. Canon U.S.A., Inc. et al., U.S.D.C. C.D.Cal., CV-08-8637-VBF; "Defendant Olympus Corp.'s Answer and Defenses to Plaintiff CalTech's First Amended Complaint," Jun. 25, 2009.
Caltech v. Canon U.S.A., Inc. et al., U.S.D.C. C.D.Cal., CV-08-8637-VBF; "Defendant Olympus Imaging America Inc.'s Answer, Defenses and Counterclaims to Plaintiff CalTech's First Amended Complaint," Jul. 10, 2009. Exhibits 1-23 attached as Ref-10A; Exhibits 24-44 attached as Ref-10B.
Caltech v. Canon U.S.A., Inc. et al., U.S.D.C. C.D.Cal., CV-08-8637-VBF; "Panasonic Corp.'s Answer to the First Amended Complaint," Jun. 23, 2009.
Caltech v. Canon U.S.A., Inc. et al., U.S.D.C. C.D.Cal., CV-08-8637-VBF; "Panasonic Corporation of North America's Answer to the First Amended Complaint and Counterclaims," Jun. 23, 2009.
Complaint for Patent Infringement, Nov. 24, 2010, California Institute of Technology v. STMicroelectronics NV; STMicroelectronics, Inc.; Seti Co., Ltd.; Siliconfile Technologies, Inc.; Toshiba Corp.; Toshiba America Electronics Components, Inc.; LG Electronics, Inc.; LG Electronics Mobilecomm U.S.A., Inc.; Nokia Corp.; Nokia, Inc.; Pantech Co., Ltd.; and Pantech Wireless, Inc., Civil Action No. 2:10-cv-09099-MRP-VBK, Central District of California.
Correspondence re: "Schick patents," Aug. 15, 2008.
Correspondence re: "Sirona re: Palodex," Aug. 26, 2008.
Correspondence re: "Sirona re: Palodex," Nov. 25, 2008.
Correspondence re: "Sirona re: Palodex," Nov. 6, 2008.
Correspondence re: "Sirona re: Palodex," Oct. 10, 2008.
Correspondence re: "Sirona re: Palodex," Sep. 10, 2008.
Defendant Canon U.S.A., Inc.'s and Canon Inc.'s Preliminary Invalidity Contentions, Sep. 28, 2009, California Institute of Technology v. Canon U.S.A., Inc. et al. Case No. CV-08-8637 MRP (VBKx).
Defendant Toshiba America Electronic Components, Inc.'s Original Answer with Affirmative Defenses to California Institute of Technology's Complaint for Patent Infringement, May 19, 2011, California Institute of Technology v. STMicroelectronics NV, et al., Civil Actions No. 2:10-cv-09099-MRP-VBK, Central District of California.
Defendant Toshiba Corporation's Original Answer with Affirmative Defenses to California Institute of Technology's Complaint for Patent Infringement, May 19, 2011, California Institute of Technology v. STMicroelectronics NV, et al., Civil Actions No. 2:10-cv-09099-MRP-VBK, Central District of California.
Defendants Danaher Corporation, Dexis LLC and Gendex Corp.'s Answer and Counterclaims to Plaintiffs' Second Amended Complaint for Patent Infringement, Mar. 31, 2011, Sirona Dental Systems, Inc., et al. v. Danaher Corporation, et al., Civil Action No. 10-288-GMS, U.S. District Court for the District of Delaware.
Defendants Danaher Corporation, Dexis LLC and Gendex Corporation's First Supplemental Responses to Plaintiff Sirona Dental Systems, Inc.'s First Set of Interrogatories (Nos. 1-5, 8-9), Mary 24, 2011, Sirona Dental Systems, Inc., et al. v. Danaher Corporation, et al., Civil Action No. 10-288-GMS, U.S. District Court for the District of Delaware.
Defendants Nokia Corp.'s and Nokia, Inc.'s Answer to Plaintiff California Institute of Technology's Complaint, May 19, 2011, California Institute of Technology v. STMicroelectronics NV, et al., Civil Actions No. 2:10-cv-09099-MRP-VBK, Central District of California.
Defendants Planmeca Oy and Planmeca U.S.A., Inc.'s Answer and Counterclaims to the Second Amended Complaint, Mar. 10, 2011, Sirona Dental Systems, Inc., et al. v. Danaher Corporation, et al., Civil Action No. 10-288-GMS, U.S. District Court for the District of Delaware.
Defendants Planmeca Oy and Planmeca U.S.A., Inc.s' Answer to First Amended Complaint, Jun. 29, 2010, Sirona Dental Systems, Inc., et al. v. Danaher Corporation, et al., Civil Action No. 10-288-GMS, U.S. District Court for the District of Delaware.
Defendants Planmeca Oy and Planmeca U.S.A., Inc.'s Answer, Affirmative Defenses, and Counterclaims, May 27, 2010, Sirona Dental Systems, Inc. and California Institute of Technology v. Cefla S.C., et al., U.S. District Court for the District of Delaware.
Defendants/Counterclaim Plaintiffs LG Electronics, Inc. and LG Electronics MobileComm U.S.A., Inc.'s Answer and Counterclaim, May 19, 2011, California Institute of Technology v. STMicroelectronics NV, et al., Civil Actions No. 2:10-cv-09099-MRP-VBK, Central District of California.
Defendants/Counterclaim Plaintiffs LG Electronics, U.S.A. Inc.'s Answer and Counterclaim, May 19, 2011, California Institute of Technology v. STMicroelectronics NV, et al., Civil Actions No. 2:10-cv-09099-MRP-VBK, Central District of California.
Denyer, P.B., "CMOS Image Sensors for Multimedia Applications," Proc. IEEE Custom Integrated Circuits Conference, May 9-12, 1993, San Diego, California, U.S.A.
Denyer, Peter B. et al., "On-Chip CMOS Sensors for VLSI Imaging Systems," Elsevier Science Publishers B.V. (North Holland) 1992.
E. Eid, et al., "A 256×256 CMOS Active Pixel Image Sensor," Charge-Coupled Devices and Solid State Optical Sensors, SPIE, vol. 2415, pp. 265-275 (1995).
E. Fossum, "Active-pixel sensors challenge CCDs," Laser Focus World, vol. 29, pp. 83-87 (Jun. 1993).
E. Fossum, "Assessment of Image Sensor Technology for Future NASA Missions," Proceedings of the SPIE, vol. 2172, Charge-Coupled Devices and Solid-State Optical Sensors IV, pp. 1-6 (1994).
E. Fossum, "CMOS Image Sensors: Electronic Camera on a Chip," IED Meeting, Washington, D.C., USA, IEEE, IEDM, pp. 1.3.1-1.3.9 (Dec. 10-13, 1995).
E. Fossum, et al., "Application of the active pixel sensor concept to guidance and navigation," SPIE, vol. 1949, Space Guidance, Control and Tracking, paper 30, pp. 1-8 (1993).
E. Fossum, et al., "Development of CMOS Active Pixel Image Sensors for Low Cost Commercial Applications," Conference Proceedings of NASA Technology 2004, pp. 1-2 (Nov. 1994).
E. Garcia, "CCD Arrays for Readout of Electrophotographic Latent Images," IEEE Transaction on Electron Devices, Special Issue on Solid State Image Sensors, vol. 38, No. 5, pp. 1077-1085 (May 1991).
E. K. Banghart, et al., "A Model for Charge Transfer in Buried-Channel Charge-Couple Devices at Low Temperature," IEEE Transaction on Electron Devices, Special Issue on Solid State Image Sensors, vol. 38, No. 5, pp. 1162-1174 (May 1991).
E. Stevens, et al., "A 1-Megapixel, Progressive-Scan Image Sensor with Antiblooming Control and Lag-Free Operation," IEEE Transaction on Electron Devices, Special Issue on Solid State Image Sensors, vol. 28, No. 5, pp. 981-988 (May 1991).
E.R. Fossum, et al., "Two-Dimesional Electron Gas Charge-Coupled Devices (2DEG-CCD's)," IEEE Transaction on Electron Devices, Special Issue on Solid State Image Sensors, vol. 38, No. 5, pp. 1182-1192 (May 1991).
Eid, E-S., et al. "CMOS Active Pixel Image Sensors for Low Cost Applications," ICECS '94, The Proceedings of the First International Conference on Electronics, Circuits & Systems, Cairo, Egypt (Reference bears date Dec. 19-22, 1994).
Exhibit A-1 to Defendant Canon U.S.A., Inc.'s and Canon Inc.'s Preliminary Invalidity Contentions, Sep. 28, 2009, California Institute of Technology v. Canon U.S.A., Inc. et al. Case No. CV-08-8637 MRP (VBKx).
Exhibit A-2 to Defendant Canon U.S.A., Inc.'s and Canon Inc.'s Preliminary Invalidity Contentions, Sep. 28, 2009, California Institute of Technology v. Canon U.S.A., Inc. et al. Case No. CV-08-8637 MRP (VBKx).
Exhibit B-1 to Defendant Canon U.S.A., Inc.'s and Canon Inc.'s Preliminary Invalidity Contentions, Sep. 28, 2009, California Institute of Technology v. Canon U.S.A., Inc. et al. Case No. CV-08-8637 MRP (VBKx).
Exhibit B-2 to Defendant Canon U.S.A., Inc.'s and Canon Inc.'s Preliminary Invalidity Contentions, Sep. 28, 2009, California Institute of Technology v. Canon U.S.A., Inc. et al. Case No. CV-08-8637 MRP (VBKx).
Exhibit B-3 to Defendant Canon U.S.A., Inc.'s and Canon Inc.'s Preliminary Invalidity Contentions, Sep. 28, 2009, California Institute of Technology v. Canon U.S.A., Inc. et al. Case No. CV-08-8637 MRP (VBKx).
Exhibit C-1 to Defendant Canon U.S.A., Inc.'s and Canon Inc.'s Preliminary Invalidity Contentions, Sep. 28, 2009, California Institute of Technology v. Canon U.S.A., Inc. et al. Case No. CV-08-8637 MRP (VBKx).
Exhibit C-2 to Defendant Canon U.S.A., Inc.'s and Canon Inc.'s Preliminary Invalidity Contentions, Sep. 28, 2009, California Institute of Technology v. Canon U.S.A., Inc. et al. Case No. CV-08-8637 MRP (VBKx).
Exhibit D-1 to Defendant Canon U.S.A., Inc.'s and Canon Inc.'s Preliminary Invalidity Contentions, Sep. 28, 2009, California Institute of Technology v. Canon U.S.A., Inc. et al. Case No. CV-08-8637 MRP (VBKx).
Exhibit D-2 to Defendant Canon U.S.A., Inc.'s and Canon Inc.'s Preliminary Invalidity Contentions, Sep. 28, 2009, California Institute of Technology v. Canon U.S.A., Inc. et al. Case No. CV-08-8637 MRP (VBKx).
Exhibit E-1 to Defendant Canon U.S.A., Inc.'s and Canon Inc.'s Preliminary Invalidity Contentions, Sep. 28, 2009, California Institute of Technology v. Canon U.S.A., Inc. et al. Case No. CV-08-8637 MRP (VBKx).
Exhibit E-2 to Defendant Canon U.S.A., Inc.'s and Canon Inc.'s Preliminary Invalidity Contentions, Sep. 28, 2009, California Institute of Technology v. Canon U.S.A., Inc. et al. Case No. CV-08-8637 MRP (VBKx).
Exhibit F-1 to Defendant Canon U.S.A., Inc.'s and Canon Inc.'s Preliminary Invalidity Contentions, Sep. 28, 2009, California Institute of Technology v. Canon U.S.A., Inc. et al. Case No. CV-08-8637 MRP (VBKx).
Exhibit F-2 to Defendant Canon U.S.A., Inc.'s and Canon Inc.'s Preliminary Invalidity Contentions, Sep. 28, 2009, California Institute of Technology v. Canon U.S.A., Inc. et al. Case No. CV-08-8637 MRP (VBKx).
Exhibit G-1 to Defendant Canon U.S.A., Inc.'s and Canon Inc.'s Preliminary Invalidity Contentions, Sep. 28, 2009, California Institute of Technology v. Canon U.S.A., Inc. et al. Case No. CV-08-8637 MRP (VBKx).
Exhibit G-2 to Defendant Canon U.S.A., Inc.'s and Canon Inc.'s Preliminary Invalidity Contentions, Sep. 28, 2009, California Institute of Technology v. Canon U.S.A., Inc. et al. Case No. CV-08-8637 MRP (VBKx).
Exhibit H-1 to Defendant Canon U.S.A., Inc.'s and Canon Inc.'s Preliminary Invalidity Contentions, Sep. 28, 2009, California Institute of Technology v. Canon U.S.A., Inc. et al. Case No. CV-08-8637 MRP (VBKx).
Exhibit H-2 to Defendant Canon U.S.A., Inc.'s and Canon Inc.'s Preliminary Invalidity Contentions, Sep. 28, 2009, California Institute of Technology v. Canon U.S.A., Inc. et al. Case No. CV-08-8637 MRP (VBKx).
Exhibit I-1 to Defendant Canon U.S.A., Inc.'s and Canon Inc.'s Preliminary Invalidity Contentions, Sep. 28, 2009, California Institute of Technology v. Canon U.S.A., Inc. et al. Case No. CV-08-8637 MRP (VBKx).
Exhibit I-2 to Defendant Canon U.S.A., Inc.'s and Canon Inc.'s Preliminary Invalidity Contentions, Sep. 28, 2009, California Institute of Technology v. Canon U.S.A., Inc. et al. Case No. CV-08-8637 MRP (VBKx).
Exhibit J-1 to Defendant Canon U.S.A., Inc.'s and Canon Inc.'s Preliminary Invalidity Contentions, Sep. 28, 2009, California Institute of Technology v. Canon U.S.A., Inc. et al. Case No. CV-08-8637 MRP (VBKx).
Exhibit J-2 to Defendant Canon U.S.A., Inc.'s and Canon Inc.'s Preliminary Invalidity Contentions, Sep. 28, 2009, California Institute of Technology v. Canon U.S.A., Inc. et al. Case No. CV-08-8637 MRP (VBKx).
F. Andoh, et al., "A 250,000-Pixel Image Sensor with FET Amplification at Each Pixel for High-Speed Television Cameras," 1990 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pp. 212-213 (Feb. 16, 1990).
Fossum et al., "Future Prospects for CMOS Active Pixel Image Sensors," 1995 IEEE Workshop on CCDs and Advanced Image Sensors, 4 pages, (1995).
Fossum, E., "Active Pixel Sensors: Are CCDs Dinosaurs?," Proc. SPIE, vol. 1900 (1993), U.S.A.
Fossum, Eric, "CMOS Image Sensors: Electronic Camera-On-A-Chip," IEEE Transactions on Electron Devices, vol. 44, No. 10, 1997, pp. 1689-1698, Oct. 1997.
Fossum, et al., "Ultra Low Power Imaging Systems Using CMOS Image Sensor Technology," SPIE Vo. 2267, p. 107, Jul. 1994.
Fowler, A.M., et al., "Noise Reduction Strategy for Hybrid IR Focal Plane Arrays," SPIE vol. 1541 Infrared Sensors: Detectors, Electronics, and Signal Processing (1991).
H. Ando, et al., "A ½-in CCD Imager with Lateral Overflow-Gate Shutter," IEEE Transaction on Electron Devices, Special Issue on Solid State Image Sensors, vol. 38, No. 5, pp. 960-964 (May 1991).
H. Ando, et al., "Design Consideration and Performance of a New MOS Imaging Device," IEEE Trans. on Electron Devices, vol. ED-32, No. 8, pp. 1484-1489 (Aug. 1985).
H. Kawashima, et al., "A ¼ Inch Format 250K Pixel Amplified MOS Image Sensor Using CMOS Process," IEEE IEDM Tech. Digest, pp. 22.4.1-22.4.4 (1993).
H. Zogg, et al., "Infrared Sensor Arrays with 3-12 μm Cutoff Wavelengths in Heteroepitaxial Narrow-Gap Semiconductor on Silicon Substrates," IEEE Transaction on Electron Devices, Special Issue on Solid State Image Sensors, vol. 38, No. 5, pp. 1110-1117 (May 1991).
Hynecek, "BCMD—An Improved Photosite Structure for High-Density Image Sensor," IEEE Transaction on Electron Devices, vol. 38(5), pp. 1011-1020 (May 1991).
I. Muirhead, "Development in CMOS Camera Technology," published by: IEE, Savoy Place, London WC2R 0BL, UK, pp. 5/1-5/4 (1994).
I. Takayanagi, et al., "A Multiple Output CMD Imager for Real-Time Image Processing," IEEE, IEDM, pp. 22.5.1-22.5.4 (1993).
J. Bosiers, et al., "A ⅔-in 1187(H)×581(V) S-VHS-Compatible Frame-Transfer CCD for ESP and Movie Mode," IEEE Transaction on Electron Devices, Special Issue on Solid State Image Sensors, vol. 38, No. 5, pp. 1059-1068 (May 1991).
J. Hojo, et al., "A ⅓-in 510(H)×492(V) CCD Image Sensor with Mirror Image Function," IEEE Transaction on Electron Devices, Special Issue on Solid State Image Sensors, vol. 38, No. 5, pp. 954-959 (May 1991).
J. Hynecek, "A New Device Architecture Suitable for High-Resolution and High-Performance Image Sensors," IEEE Trans. on Electron Devices, vol. 35(5), pp. 646-652 (May 1988).
J. Nishizawa, et al., "Static Induction Transistor Image Sensors," IEEE Trans. on Electron Devices, vol. ED-26(12), pp. 1970-1977 (Dec. 1979).
J.G.C. Bakker, "Simple Analytical Expressions for the Fringing Field and Fringing-Field-Induced Transfer Time in Charge-Coupled Devices," IEEE Transaction on Electron Devices, Special Issue on Solid State Image Sensors, vol. 38, No. 5, pp. 1152-1161 (May 1991).
J.G.C. Bakker, et al., "The Tacking CCD: A New CCD Concept," IEEE Transaction on Electron Devices, Special Issue on Solid State Image Sensors, vol. 38, No. 5, pp. 1192-1200 (May 1991).
Jansson, "Image Sensing Using Standard CMOS Techniques"; "An Addressable 256 x 256 Photodiode Image Sensor Array with an 8-bit Digital Output" Array with an 8-bit Digital Output, NTIS (1990).
K. Chen, et al., "PASIC: A Processor-A/D converter-Sensor Integrated Circuit," IEEE ISCAS, pp. 1705-1708 (1990).
K. Matsumoto, et al., "A New MOS Phototransistor Operating in a Non-Destruction Readout Mode," Jpn. J. Appl. Phys., vol. 24, No. 5, pp. L323-L325 (1985).
K. Matsumoto, et al., "Analysis of Operational Speed and Scaling Down the Pixel Size of a Charge Modulation Device (CMD) Image Sensor," IEEE Transaction on Electron Devices, Special Issue on Solid State Image Sensors, vol. 38, No. 5, pp. 999-1004 (May 1991).
K. Matsumoto, et al., "The Operation Mechanism of a Charge Modulation Device (CMD) Image Sensor," IEEE Transaction on Electron Devices, Special Issue on Solid State Image Sensors, vol. 38, No. 5, pp. 989-998 (May 1991).
Kawashima, H., "A 1/4 Inch Format 250K Pixel Amplified MOS Image Sensor Using CMOS Process," IEEE IEDM Tech. Digest, pp. 22.4.1-22.4.4, 1993.
Kemeney, S., et al., "Multiresoution Image Sensor Using Switched Capacitor Circuits, " 1994 International CMOS Camera Workshop.
Kemeney, Sabrina, et al., "Update on focal-plane image processing research" (1991).
Krabach, C., et al., "InGaAs detectors for miniature infrared instruments" (1993).
L. J. Kozlowski, et al., "LWIR 128×128 GaAs / AlGaAs Multiple Quantum Well Hybrid Focal Plane Array," IEEE Transaction on Electron Devices, Special Issue on Solid State Image Sensors, vol. 38, No. 5, pp. 1124-1130 (May 1991).
Letter re: Sirona CMOS Patents, Jul. 13, 2011.
Letter re: Sirona CMOS Patents, Jun. 15, 2011.
Lyon, Richard F., "The Optical Mouse, and an Architectural Methodology for Smart Digital Sensors," VLSI Systems and Computations, Computer Science Press (H.T. Hung, et al., Ed.), Carnegie-Mellon University, 1981.
M. Aoki, et al., "⅔ Inch Format MOS Single-Chip Color Imager," IEEE Trans. On Electron Devices, vol. ED-29, No. 4, pp. 745-750 (Apr. 1982).
M. Denda, et al., "4-Band×4096-Element Schottky-Barrier Infrared Linear Image Sensor," IEEE Transaction on Electron Devices, Special Issue on Solid State Image Sensors, vol. 38, No. 5, pp. 1131-1135 (May 1991).
M. Kyomasu, "A New MOS Imager Using Photodiode as Current Source," IEEE Journal of Solid State Circuits, vol. 26, No. 8, pp. 1116-1122 (Aug. 1991).
M. Miyawaki, et al., "Reduction of Fixed-Pattern Noise of BASIS Due to Low Kinetic Energy Reactive Ion to Low Kinetic Energy Reactive Ion and Native-Oxide-Free Processing," IEEE Transaction on Electron Devices, Special Issue on Solid State Image Sensors, vol. 38, No. 5, pp. 1037-1043 (May 1991).
M. Ogata, "A Small Pixel CMD Image Sensor," IEEE Transaction on Electron Devices, Special Issue on Solid State Image Sensors, vol. 38, No. 5, pp. 1005-1010 (May 1991).
M. Okuyama, et al., "Room-Temperature-Operated Infrared Image CCD Sensor Using Pyroelectric Gate Coupled by Dielectric Connector," IEEE Transaction on Electron Devices, Special Issue on Solid State Image Sensors, vol. 38, No. 5, pp. 1145-1151 (May 1991).
M. Sugawara, et al., "An Amplified MOS Imager Suited for Image Processing," 1994 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, Session 13, Neural Networks and Image Sensors/ Papers TP 13.6, pp. 228-229 (1994).
M. Tabei, et al., "A New CCD Architecture of High-Resolution and Sensitivity for Color Digital Still Picture," IEEE Transaction on Electron Devices, Special Issue on Solid State Image Sensors, vol. 38, No. 5, pp. 1052-1058 (May 1991).
M. White, et al., "Characterization of Surface Channel CCD Image Arrays at Low Light Levels," IEEE Journal of Solid-State Circuits, vol. SC-9, No. 1, pp. 1-13 (Feb. 1974).
M. Yamagishi, et al., "A 2 Million Pixel FIT-CCD Image Sensor for HDTV Camera Systems," IEEE Transaction on Electron Devices, Special Issue on Solid State Image Sensors, vol. 38, No. 5, pp. 976-980 (May 1991).
Mayer, Donald C., "High Performance CMOS/SOS: Circuits in Spear Material," IEEE Journal of Solid-State Circuits, ' vol. 25, No. 1, Feb. 1990.
Morita, Kazuhiko, et al., "CMD Imager High-Speed Operation," ITEJ Technical Report, vol. 11, No. 28, pp. 7-12, Nov. 1987.
N. Mutoh, et al., "New Low-Noise Output Amplifier for High-Definition CCD Image Sensor," IEEE Transaction on Electron Devices, Special Issue on Solid State Image Sensors, vol. 38, No. 5, pp. 1048-10551 (May 1991).
N. Ozawa, et al., "A Correlative Coefficient Multiplying (CCM) Method for Chrominance Moire Reduction in Single-Chip Color Video Cameras," IEEE Transaction on Electron Devices, Special Issue on Solid State Image Sensors, vol. 38, No. 5, pp. 1217-1225 (May 1991).
N. Tanaka, et al., "A 310K Pixel Bipolar Imager (BASIS)," IEEE Trans. On Electron Devices, vol. 37(4), pp. 964-971 (Apr. 1990).
N. Tanaka, et al., "A Novel Bipolar Imagine Device with Self-Noise-Reduction Capability," IEEE Trans. on Electron Devices, vol. 36(1), pp. 31-38 (Jan. 1989).
Nixon, R.H., et al. "128X128 CMOS Photodiode-Type Active Pixel Sensor with On-Chip Timing, Control and Signal Chain Electronics," Proc. SPIE, vol. 2415, pp. 117-123 (1995), U.S.A.
O. Vellacott, "CMOS in camera," IEE Review, pp. 111-114 (May 1994).
O. Yadid-Pecht, et al., "A Random Access Photodiode Array for Intelligent Image Capture," IEEE Trans. on Electron Devices, vol. 38, No. 8, pp. 1772-1780 (Aug. 1991).
Ohta, Jun, Smart CMOS Image Sensors and Applications, excerpts re: "2.5.2, Active pixel sensor, 3T-APS" from p. 38 and "2.5.3, Active pixel sensor, AT-APS" from p. 40, Taylor & Francis Group, LLC, 2008.
OmniVision v. Photobit, U.S.D.C. N.D.Cal., CV-00-3791-PJH; "OmniVision Technologies Inc.'s Preliminary Invalidity Contentions," May 9, 2001.
OmniVision v. Photobit, U.S.D.C. N.D.Cal., CV-00-3791-PJH; "OmniVision's Responsive Claim Construction Brief Pursuant to Patent L.R. 4-5," Sep. 21, 2001.
OmniVision v. Photobit, U.S.D.C. N.D.Cal., CV-00-3791-PJH; "Photobit Corp. and CalTech's Opening Markman Claim Construction Brief," Aug. 23, 2001.
P. Centen, "CCD On-Chip Amplifiers: Noise Performance versus MOS Transistor Dimensions," IEEE Transaction on Electron Devices, Special Issue on Solid State Image Sensors, vol. 38, No. 5, pp. 1206-1216 (May 1991).
P. Noble, "Self-Scanned Silicon Image Detector Arrays," IEEE Trans. on Electron Devices, vol. ED-15, No. 4, pp. 202-209 (Apr. 1968).
Plaintiffs' Answer to Defendants Planmeca Oy and Planmeca U.S.A., Inc.'s Counterclaims, Jun. 21, 2010, Sirona Dental Systems, Inc., et al. v. Danaher Corporation, et al., Civil Action No. 10-288-GMS, U.S. District Court for the District of Delaware.
Plaintiffs' Answer to Defendants Planmeca Oy and Planmeca U.S.A., Inc.'s Counterclaims, Mar. 18, 2011, Sirona Dental Systems, Inc., et al. v. Danaher Corporation, et al., Civil Action No. 10-288-GMS, U.S. District Court for the District of Delaware.
Plaintiffs' Answer to Defendants Planmeca Oy and Planmeca, U.S.A., Inc.'s Counterclaims, Jul. 23, 2010, Sirona Dental Systems, Inc., et al. v. Danaher Corporation, et al., Civil Action No. 10-288-GMS, U.S. District Court for the District of Delaware.
Plaintiffs' Complaint for Patent Infringement, Apr. 9, 2010, Sirona Dental Systems, Inc. and California Institute of Technology v. Cefla S.C.; Cefla Capital Services, S.P.A.; Cefla Dental Group America, Inc.; Danaher Corporation; Dexis, LLC; Planmeca Oy; and Plameca U.S.A., Inc., Civil Action No. 10-288-GMS, U.S. District Court for the District of Delaware.
Plaintiffs' First Amended Complaint for Patent Infringement, Jun. 15, 2010, Sirona Dental Systems, Inc. and California Institute of Technology v. Danaher Corporation; Dexis, LLC; Gendex Corp.; Planmeca Oy; and Plameca U.S.A., Inc., Civil Action No. 10-288-GMS, U.S. District Court for the District of Delaware.
Plaintiffs' Second Amended Complaint for Patent infringement, Mar. 4, 2011, Sirona Dental Systems, Inc., et al. v. Danaher Corporation, et al., Civil Action No. 10-288-GMS, U.S. District Court for the District of Delaware.
R. B. Bailey, et al., "256×256 Hybrid HgCdTe Infrared Focal Plane Arrays," IEEE Transaction on Electron Devices, Special Issue on Solid State Image Sensors, vol. 38, No. 5, pp. 1104-1109 (May 1991).
R. Forchheimer, "Single-chip image sensors with a digital processor array," Journal of VLSI Signal Processing, vol. 5, pp. 121-131 (1993).
R. Forchheimer, et al., "MAPP2200—A Second generation smart optical sensor," Proc. SPIE, vol. 1659, pp. 2-11 (1992).
Renshaw, D., "ASIC Image Sensors," IEEE International Symposium on Circuits and Systems, 1990, vol. 4, pp. 3038-3041, May 1, 1990-May 3, 1990.
Renshaw, D., et al., "ASIC Vision," IEEE 1990 Custom Integrated Circuits Conference, pp. 7.3.1-7.3.4 (1990), U.S.A.
Renshaw, et al., "ASIC Image Sensors," Proc. IEEE ISCAS, pp. 3038-3041 (1990).
Ricquier, et al. "Random Addressable CMOS Image Sensor for Industrial Applications"; Sensors and Actuators (1994).
S. Chamberlain, "Photosensitivity and Scanning of Silicon Image Detector Arrays," IEEE J. Solid State Circuits, vol. SC-4, No. 6, pp. 333-342 (Dec. 1969).
S. Mendis, "CMOS Active Pixel Image Sensors with On-Chip Analog-to-Digital Conversion," UMI Dissertation Services, UMI No. 9533615, Columbia University (1995).
S. Mendis, et al., "A 128×128 CMOS Active Pixel Image Sensor for Highly Integrated Imaging Systems," Proc. of the 1993 IEEE International Electron Devices Meeting, pp. 583-586 (1993).
S. Mendis, et al., "CMOS Active Pixel Image Sensor," Citation Unknown, pp. 1-7 (Jul. 1993).
S. Mendis, et al., "CMOS Active Pixel Image Sensor," IEEE Trans. on Electron Devices, vol. 41, No. 3, pp. 452-453 (Mar. 1994).
S. Mendis, et al., "Design of a Low-Light-Level Image Sensor with On-chip Sigma-Delta Analog-to-Digital Conversion," SPIE, Charge Coupled Devices & Solid State Optical Sensors III, vol. 1900, pp. 31-39 (1993).
S. Mendis, et al., "Progress in CMOS Active Pixel Image Sensors," Proc. SPIE, vol. 2171, pp. 19-29 (1994).
S. Takayama, et al., "A Dynamic Model of an a-Si:H Photoconductive Sensor," IEEE Transaction on Electron Devices, Special Issue on Solid State Image Sensors, vol. 38, No. 5, pp. 1201-1205 (May 1991).
S. Tohyama, et al., "A New Concept Silicon Homojunction Infrared Sensor," IEEE Transaction on Electron Devices, Special Issue on Solid State Image Sensors, vol. 38, No. 5, pp. 1136-1140 (May 1991).
Sauer, et al, "A 640 x 480 Element PtSi IR Sensor with Low-Noise MOS X-Y Addressable Multiplexer", SPIE vol. 1308 Infrared Detectors and Focal Plane Arrays (1990).
Sirona Dental Systems Inc. et al. v. Cefla S.C. et al., U.S.D.C. D.Del., Case No. 1:10-00288-GMS; "Complaint for Patent Infringement," Apr. 9, 2010.
Sirona Dental Systems Inc. et al. v. Cefla S.C. et al., U.S.D.C. D.Del., Case No. 1:10-00288-GMS; "Defendant Plan[e]meca Oy and Planmeca U.S.A., Inc.'s Answer, Affirmative Defenses, and Counterclaims," May 27, 2010.
Sirona Dental Systems Inc. et al. v. Danaher Corp. et al., U.S.D.C. D.Del., Case No. 1:10-00288-GMS; "Defendants Plan[e]meca Oy and Planmeca U.S.A., Inc.'s Answer to the First Amended Complaint," Jun. 29, 2010.
Sirona Dental Systems Inc. et al. v. Danaher Corp. et al., U.S.D.C. D.Del., Case No. 1:10-00288-GMS; "First Amended Complaint for Patent Infringement," Jun. 15, 2010.
Sirona Dental Systems Inc. et al. v. Palodex Group Oy et al., U.S.D.C. W.D.Wisc., CV-3:09-cv-00266; "Complaint for Patent Infringement," Apr. 30, 2009.
Sirona Dental Systems Inc. et al. v. Palodex Group Oy et al., U.S.D.C. W.D.Wisc., CV-3:09-cv-00266; "Palodex Group Oy and Instrumentarium Dental, Inc.'s Answer and Counterclaims to Plaintiffs' Complaint for Patent Infringement," Sep. 8, 2009.
T. Kaneko, et al., "400 dpi Integrated Contact Type Linear Image Sensors with Poly-Si TFT's Analog Readout Circuits and Dynamic Shift Registers," IEEE Transaction on Electron Devices, Special Issue on Solid State Image Sensors, vol. 38, No. 5, pp. 1086-1093 (May 1991).
T. Kinugasa, et al., "An Electronic Variable-Shutter System in Video Camera Use," IEEE Transactions on Consumer Electronics, vol. CE-33, no. 3, pp. 249-255 (1987).
T. Kuriyama, et al., "A ⅓-in 270 000 Pixel CCD Image Sensor," IEEE Transaction on Electron Devices, Special Issue on Solid State Image Sensors, vol. 38, No. 5, pp. 949-953 (May 1991).
T. Mizoguchi, et al., "A 250 k-Pixel SIT Image Sensor Operating in its High-Sensitivity Mode," IEEE Transaction on Electron Devices, Special Issue on Solid State Image Sensors, vol. 38, No. 5, pp. 1021-1027 (May 1991).
T. Nakamura, et al., "A New MOS Image Sensor Operating in a Non-Destructive Readout Mode," IEDM Tech. Dig., pp. 353-356 (1986).
T. Ozaki, et al., "A Low-Noise Line-Amplified MOS Imaging Devices," IEEE Transaction on ELectron Devices, Special Issue on Solid State Image Sensors, vol. 38, No. 5, pp. 969-975 (May 1991).
Tanaka, Nobuyoshi, et al., "A Low-Noise Bi-CMOS Linear Image Sensor with Auto-Focusing Function," IEEE Transactions on Electron Devices, vol. 36. No. 1, Jan. 1989, pp. 39-45.
T-L Lin, et al., "SiGe / Si Heterojunction Internal Photoemission Long-Wavelength Infrared Detectors Fabricated by Molecular Beam Epitaxy," IEEE Transaction on Electron Devices, Special Issue on Solid State Image Sensors, vol. 38, No. 5, pp. 1141-1144 (May 1991).
User Documentation MAPP2200 Technical Description, Ver. 4.3, Jun. 19, 1995.
W. Yang, et al., "A full-fill factor CCD imager with integrated signal processors," IEEE International Solid-State Circuits Conference Digest of Technical Papers, pp. 218-219 and 300 (Feb. 16, 1990).
Wang, G., et al., "CMOS Video Cameras," Euro ASIC '91 Conference, May 27-31, 1991, Paris, France.
Website re: "Imaging-X-ray dental sensors," http://www.e2v.comlmodule/page-208/imaging-x-ray-dental%ADsensors.cfm, Nov. 25, 2008.
Website re: "Snapshot Intraoral Sensors," http://www.instrumentariumdental.com/usa/Products.asp?document id=553&cat id=304, Nov. 25, 2008.
Weimer, et al., Multielement Self-Scanned Mosaic Sensors, IEEE Spectrum, Mar. 1969.
Y. Matsunaga, et al., "A High-Sensitivity MOS Photo-Transistor for Area Image Sensor," IEEE Transaction on Electron Devices, Special Issue on Solid State Image Sensors, vol. 38, No. 5, pp. 1044-1047 (May 1991).
Y. Nakamura, et al., "Design of Bipolar Imaging Device (BASIS)," IEEE Transaction on Electron Devices, Special Issue on Solid State Image Sensors, vol. 38, No. 5, pp. 1028-1036 (May 1991).
Y. Nakamura, et al., "Design of Bipolar Imaging Devices (BASIS): Analysis of Random Noise," IEEE Trans. on Electron Devices, vol. 39(6), pp. 1341-1349 (Jun. 1992).
Y.T. Tsai, "Color Image Compression for Single-Chip Cameras," IEEE Transaction on Electron Devices, Special Issue on Solid State Image Sensors, vol. 38, No. 5, pp. 1226-1232 (May 1991).
Yadid-Pecht, O., "The Automatic Wide-Dynamic Range Sensor," SID 93 Digest, 1993, pp. 495-498.
Yadid-Pecht, Orly, "An Imaging System With Random Scan," Project Thesis, Israel Institute of Technology, Jul. 1990.
Yadid-Pecht, Orly, "Widening the Dynamic Range of Pictures," High Resolution Sensors and Hybrid Systems, SPIE vol. 1656, pp. 374-382, 1992.
Yu, Tong, et al., "Scintillating fiber optic screens: A comparison of MTF, light conversion efficiency, and emission angle with Gd2O2S:Tb screens," Medical Physics, vol. 24, No. 2, pp. 278-285, Feb. 1997.
Z. Huang, et al., "A Novel Amplified Image Sensor with a-Si:H Photoconductor and MOS Transistor," IEEE Trans. on Electron Devices, vol. 37, No. 6, pp. 1432-1438 (Jun. 1990).

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
USRE45282E1 (en) 2000-10-25 2014-12-09 Round Rock Research, Llc Method and apparatus for operating a CMOS imager having a pipelined analog to digital converter
USRE45493E1 (en) * 2000-10-25 2015-04-28 Round Rock Research, Llc Analog to digital conversion for a CMOS imager
US20130099127A1 (en) * 2011-10-24 2013-04-25 Siemens Aktiengesellschaft Method and Device for Detecting X-Ray Quanta
US8981313B2 (en) * 2011-10-24 2015-03-17 Siemens Aktiengesellschaft Method and device for detecting x-ray quanta

Also Published As

Publication number Publication date
US20010040635A1 (en) 2001-11-15
US6456326B2 (en) 2002-09-24
US6570617B2 (en) 2003-05-27
US20010002045A1 (en) 2001-05-31

Similar Documents

Publication Publication Date Title
USRE42974E1 (en) CMOS active pixel sensor type imaging system on a chip
US7369166B2 (en) Single substrate camera device with CMOS image sensor
US5841126A (en) CMOS active pixel sensor type imaging system on a chip
US6606122B1 (en) Single chip camera active pixel sensor
US11595600B2 (en) Method, apparatus and system providing a storage gate pixel with high dynamic range
US7002626B2 (en) Image sensor with motion artifact supression and anti-blooming
EP1078509B1 (en) Active pixel sensor with capacitorless correlated double sampling
US5892540A (en) Low noise amplifier for passive pixel CMOS imager
US6008486A (en) Wide dynamic range optical sensor
US6947087B2 (en) Solid-state imaging device with dynamic range control
TWI382757B (en) Method, apparatus, and system providing multiple pixel integration periods
US7057150B2 (en) Solid state imager with reduced number of transistors per pixel
US20050083421A1 (en) Dynamic range enlargement in CMOS image sensors
US10033947B2 (en) Multi-port image pixels
US6831691B1 (en) Solid-state image pickup device
Fossum Low power camera-on-a-chip using CMOS active pixel sensor technology
USRE42918E1 (en) Single substrate camera device with CMOS image sensor
Shaw et al. Single chip camera active pixel sensor
Fossum et al. CMOS active pixel sensor type imaging system on a chip
Mansoorian et al. Low-power highly miniaturized image sensor technology

Legal Events

Date Code Title Description
REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees