USRE41166E1 - Method of driving surface discharge plasma display panel - Google Patents

Method of driving surface discharge plasma display panel Download PDF

Info

Publication number
USRE41166E1
USRE41166E1 US10/318,398 US31839898A USRE41166E US RE41166 E1 USRE41166 E1 US RE41166E1 US 31839898 A US31839898 A US 31839898A US RE41166 E USRE41166 E US RE41166E
Authority
US
United States
Prior art keywords
electrodes
voltage
scan
scan electrodes
wall
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US10/318,398
Inventor
Sang-cheol Kim
Kwang-hoon Jeon
Yoon-phil Eo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung SDI Co Ltd
Original Assignee
Samsung SDI Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung SDI Co Ltd filed Critical Samsung SDI Co Ltd
Application granted granted Critical
Publication of USRE41166E1 publication Critical patent/USRE41166E1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/28—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
    • G09G3/288—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
    • G09G3/291—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/28—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
    • G09G3/288—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
    • G09G3/291—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes
    • G09G3/292—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels controlling the gas discharge to control a cell condition, e.g. by means of specific pulse shapes for reset discharge, priming discharge or erase discharge occurring in a phase other than addressing
    • G09G3/2927—Details of initialising
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/28—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
    • G09G3/288—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
    • G09G3/296—Driving circuits for producing the waveforms applied to the driving electrodes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/28—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels
    • G09G3/288—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels
    • G09G3/298—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using luminous gas-discharge panels, e.g. plasma panels using AC panels using surface discharge panels
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0238—Improving the black level

Definitions

  • the present invention relates to a method of driving a surface discharge plasma display panel, and more particularly, to a method for driving a three-electrode surface-discharge alternating-current plasma display panel (AC PDP).
  • AC PDP three-electrode surface-discharge alternating-current plasma display panel
  • FIG. 1 shows an electrode pattern of a conventional surface discharge plasma display panel.
  • FIG. 2 is a schematic sectional view of a pixel of FIG. 1 .
  • the conventional surface discharge plasma display panel includes address electrodes A 1 , A 2 , A 3 , . . . , Am, a first dielectric 21 , a luminescent material 22 , scan electrodes Y 1 , Y 2 , . . . , Yn ⁇ 1, Yn, 231 , 232 , common electrodes X, 241 , 242 , a second dielectric 25 , and a protective layer 26 .
  • each of the common electrodes X, 241 , 242 includes a common ITO electrode 241 and a common bus electrode 242 .
  • Gas for forming plasma is sealed between the protective layer 26 and a first dielectric 21 .
  • the address electrodes A 1 , A 2 , A 3 , . . . , Am are coated on a lower substrate (not shown) of a first substrate in a predetermined pattern.
  • the first dielectric 21 is coated on the address electrodes A 1 , A 2 , A 3 , . . . , Am.
  • the luminescent material 22 is coated on the first dielectric 21 in a predetermined pattern. Depending on circumstances, without forming the first dielectric 21 , the luminescent material 22 may be coated on the address electrodes A 1 , A 2 , A 3 , . . . , Am, in a predetermined pattern.
  • Yn ⁇ 1, Yn, 231 , 242 and the common electrodes X, 241 , 242 are formed on an upper substrate (not shown) of a second substrate, such that they intersect with the address electrodes A 1 , A 2 , A 3 , . . . , Am. The respective intersections each define a corresponding pixel.
  • the second dielectric 25 is coated on the scan electrodes Y 1 , Y 2 , . . . , Yn ⁇ 1, Yn, 231 , 232 and the common electrodes X, 241 , 242 .
  • the protective layer 26 for protecting the panel from a strong electrical field is coated on the second dielectric 25 .
  • a relatively high voltage is applied between the scan electrodes Y 1 , Y 2 , . . . , Yn ⁇ 1, Yn, 231 , 232 and the common electrodes X, 241 , 242 to accumulate wall charges in the respective pixel by a surface discharge, and the wall-charges accumulated by the surface discharge are removed, in a resetting step.
  • the conventional driving method is disclosed in U.S. Pat. No. 5,446,344.
  • FIG. 3 depicts a conventional driving method of a surface discharge plasma display panel.
  • a pulse of voltage Vaw, a pulse of voltage Vs+Vw, and 0 V are applied to the address electrodes Am, the common electrodes X, and the scan electrodes Y 1 , Y 2 , . . . , Yn, respectively.
  • the voltage Vs+Vw obtained by adding the voltage Vw to the scan voltage Vs is higher than the voltage Vaw. Accordingly, a relatively high voltage Vs+Vw is applied between the common electrodes X and the scan electrodes Y 1 , Y 2 , . . . , Yn, so that a surface discharge occurs between the common electrodes X and the scan electrodes Y 1 , Y 2 , . .
  • Positive (+) wall-charges are accumulated in the positive layer 26 of FIG. 2 under each of the scan electrodes 231 , 232 of FIG. 2
  • negative( ⁇ ) wall-charges are accumulated in the positive layer 26 under the common electrodes 241 , 242 of FIG. 2 .
  • the voltage of the wall-charges accumulated during the first reset interval (a-b) is a re-dischargeable voltage.
  • a second reset interval (b-c) 0 V is applied to the address electrodes Am, the common electrodes X, and the scan electrodes Y 1 , Y 2 , . . . , Yn.
  • a surface discharge occurs between the common electrodes X and the scan electrodes Y 1 , Y 2 , . . . , Yn.
  • the wall-charges of all pixels then removed.
  • an address step in a state in which a pulse of voltage Vax is applied to the common electrodes X, scan pulses of a voltage ⁇ Vy are sequentially applied to each of the scan electrodes Y 1 , Y 2 , . . . , Yn.
  • a negative voltage ⁇ Vsc which is a level lower than the voltage ⁇ Vy of the scan pulse is applied.
  • a pulse of the address voltage Va is applied to an address electrode Am selected while the scan pulse is applied to a scan electrode Y 1 , Y 2 , . . . , Yn, for example, during interval (c-d) for the scan electrode Y 1 , a facing discharge is performed in a corresponding pixel.
  • a pulse of the voltage Vs/2 which is 1 ⁇ 2 the scan voltage Vs, 0V, and a pulse of the sustaining discharge voltage Vs are applied to the address electrodes Am, the common electrode X, and the scan electrodes Y 1 , Y 2 , . . . , Yn, respectively. That is, in a state in which positive(+) wall-charges are accumulated under the scan electrode Y 1 , Y 2 , . . . , or Yn of the selected pixel, when a relatively high negative-voltage is applied between the scan electrodes Y 1 , Y 2 , . . .
  • a surface discharge occurs in the selected pixel.
  • plasma is formed in a gas layer of a corresponding region, and a luminescent material 22 of FIG. 2 is excited by an UV-ray to emit light.
  • a pulse of the voltage Vs/2 which is 1 ⁇ 2 the scan voltage Vs, and pulse of the sustaining discharge voltage Vs, and 0V, are applied to the address electrodes Am, the common electrodes X, and the scan electrodes Y 1 , Y 2 , . . . , Yn, respectively. That is, in a state in which wall-charges are accumulated, when a relatively high negative voltage is applied between the scan electrodes Y 1 , Y 2 , . . . , Yn and the common electrodes X, a surface discharge occurs in a selected pixel.
  • Positive(+) wall-charges are then accumulated under the scan electrodes 231 , 232 of the selected pixel, and negative( ⁇ ) wall-charges are accumulated under the common electrodes 241 , 242 .
  • plasma is formed in a gas layer of a corresponding region, and a luminescent material 22 is excited by a UV-ray to emit light.
  • the operations of the first and second sustained discharge intervals are repeated during the sustaining discharge period, to thereby maintain the emission of light at the selected pixel.
  • a pulse of a relatively high voltage Vs+Vw is applied between the common electrodes X and the scan electrodes Y 1 , Y 2 , . . . , Yn, so that a surface discharge occurs. Accordingly, the light of relatively high brightness is emitted from the unselected pixels, to thereby decrease the contrast of a display screen.
  • a driving method of a surface discharge plasma display panel is adopted to a surface discharge plasma display panel having a first substrate and a second substrate space apart and facing each other, and common electrodes, scan electrodes, and address electrodes arranged between said first and second substrates, said common electrodes being arranged in parallel with said scan electrodes, said address electrodes being arranged orthogonal to said common electrodes and said scan electrodes to form respective intersections which each define a corresponding pixel.
  • the driving method of a surface discharge plasma display panel comprises a reset step, an address step, and a sustaining discharging step.
  • a first voltage is applied between the scan electrodes and the address electrodes to accumulate wall charges in the respective pixel by a facing discharge, and the wall-charges accumulated by the facing discharge are removed.
  • a second voltage is applied between a corresponding scan electrodes and selected address electrodes so that a facing discharge occurs, to form wall-charges in the selected pixels.
  • a third alternating-current voltage is applied between the scan electrodes and the common electrodes so that a surface discharge occurs in the selected pixels.
  • the wall charges to be removed are accumulated by the facing discharge.
  • the light of a relatively low brightness is emitted from the pixels unselected in each sub-field.
  • the reset step includes a first, a second and a third reset step.
  • a fourth voltage is applied between the scan electrodes and the common electrodes, and thereby remove remnant wall-charges from a previous sub-field, said fourth voltage has an opposite polarity to a voltage applied last in the sustained discharging step.
  • said first voltage is applied between the scan electrodes and the address electrodes, and thereby cause the facing discharge.
  • a fifth voltage is applied between the scan electrodes and the address electrodes, and thereby remove wall-charges accumulated by the facing discharge, said fifth voltage has an opposite polarity to said first voltage and lower than said first voltage.
  • the third reset step is shorter than the first and second reset steps. And, the third reset step is repeated.
  • FIG. 1 is a diagram of a typical electrode pattern of a surface discharge plasma display panel
  • FIG. 2 is a schematic sectional view of a pixel of the pattern of FIG. 1 ;
  • FIG. 3 is a diagram of voltage waveforms applied to electrodes according to a plasma display panel driving method based on a prior art.
  • FIG. 4 is a diagram of voltage waveforms applied to electrodes according to a plasma display panel driving method based on an embodiment of the present invention.
  • FIG. 5 is a diagram of the state of a selected pixel during a last sustaining discharge interval (O-P) of FIG. 4 ;
  • FIG. 6A is a diagram of the state of a unit pixel in a first reset interval (A-B) of FIG. 4 ;
  • FIG. 6B is a diagram of the state of a unit pixel during a second reset interval (C-D) of FIG. 4 ;
  • FIG. 6C is a of showing the state of a unit pixel in a third reset interval (E-F) of FIG. 4 .
  • FIG. 7 is a of showing the state of a pixel selected during an address interval (G-K) of FIG. 4 .
  • FIG. 8A is a of showing the state of a pixel selected during a first sustaining discharge interval (K-L) of FIG. 4
  • FIG. 8B is a of showing the state of a pixel selected during a second sustaining discharge interval (M-N) of FIG. 4
  • FIG. 9 is a of showing voltage waveforms applied to electrodes according to a plasma display panel driving method based on the other embodiment of the present invention.
  • FIG. 4 is a illustration of the voltage waveforms applied to electrodes according to a plasma display panel driving method based on an embodiment of the present invention.
  • a first voltage Vw is applied between the scan electrodes Y 1 , Y 2 , . . . , Yn and the address electrodes Am to accumulate wall charges in the respective pixel by a facing discharge, and the wall-charges accumulated by the facing discharge are removed.
  • a second voltage Va+Vk+Vy is applied between a corresponding scan electrodes Y 1 , Y 2 , . . . , Yn and selected address electrodes Am so that a facing discharge occurs, to form wall-charges in the selected pixels.
  • a third alternating-current voltage Vs+Vk is applied between the scan electrodes Y 1 , Y 2 , . . . , Yn and the common electrodes X so that a surface discharge occurs in the selected pixels.
  • the wall charges to be removed are accumulated by the facing discharge. Accodingly, the light of relatively low brightness is emitted from the pixels unselected in each sub-field. Also, there are residual wall charges on the address electrodes Am in the reset interval (A-G), and thereby the second voltage Va+Vk+Vy applied in the address interval (G-K) can be lowered.
  • A-G Three steps are sequentially performed in the reset interval (A-G).
  • a fourth voltage Vs+Vk is applied between the scan electrodes Y 1 , Y 2 , . . . , Yn and the common electrodes X, and thereby remove remnant wall-charges from a previous sub-field, the fourth voltage Vs+Vk has an opposite polarity to a voltage applied last in the sustained discharging interval (K-Q).
  • the first voltage Vw is applied between the scan electrodes Y 1 , Y 2 , . . . , Yn and the address electrodes Am, and thereby cause the facing discharge.
  • a fifth voltage Vk is applied between the scan electrodes Y 1 , Y 2 , . . . , Yn and the address electrodes Am, and thereby remove wall-charges accumulated by the facing discharge, the fifth voltage Vk has an opposite polarity to the first voltage Vw and lower than the first voltage Vw.
  • the third reset interval (E-F) is shorter than the first (A-B) and second (C-D) reset intervals. Also, the third reset step (interval E-F) is repeated.
  • a driving method of FIG. 4 is adopted for the case that 0V, a negative( ⁇ ) voltage ⁇ Vk of a relatively high level, for example, ⁇ 140V, and a positive(+) voltage Vs of a relatively low level, for example, 40V, are applied to address electrodes Am, common electrodes X, and scan electrodes Y 1 , Y 2 , . . . , Yn, respectively.
  • negative( ⁇ ) wall-charges are accumulated under the scan electrodes 231 , 232 of a selected pixel
  • positive(+) wall-charges are accumulated under the common electrodes 241 , 242 , as shown in FIG. 5 .
  • Reference numerals of FIG. 5 which are the same as those of FIG. 2 indicate identical elements. Meanwhile, wall-charges are not accumulated in unselected pixel regions.
  • a pulse of the positive(+) voltage Vs, and a pulse of the negative( ⁇ ) voltage ⁇ Vk are applied to the address electrodes Am, the common electrodes X, and the scan electrodes Y 1 , Y 2 , . . . , Yn, respectively. That is, in a state in which the voltage of the address electrodes Am is maintained at 0V, a voltage applied between the common electrodes X and the scan electrodes Y 1 , Y 2 , . . . , Yn is a negative voltage Vs+Vk of the voltage ⁇ (Vs+Vk) of a final sustaining discharge interval of a previous sub-field.
  • the wall-charges in the pixels selected in a previous sub-field are removed. Also, as shown in FIG. 6A , positive(+) wall-charges are accumulated in a protective layer 26 under each of the scan electrodes 231 , 232 of the pixel selected in the previous sub-field, and negative( ⁇ ) wall-charges are accumulated in the protective layer 26 under the common electrodes 241 , 242 . Reference numerals of FIG. 6A which are the same as those of FIG. 2 indicate identical elements. Meanwhile, wall-charges are not accumulated in a pixel region not selected from the previous sub-field.
  • a pulse of the positive(+) voltage Vs, and a pulse of the positive(+) voltage Vw for facing discharge are applied to the address electrodes Am, the common electrodes X, and the scan electrodes Y 1 , Y 2 , . . . , Yn, respectively. That is, the relatively high voltage Vw is applied between the address electrodes Am and the scan electrodes Y 1 , Y 2 , . . . , Yn.
  • a facing discharge occurs between the address electrodes Am of pixels where wall-charges are accumulated in the first reset interval (A-B), that is, the pixels selected from the previous sub-field, and the scan electrodes Y 1 , Y 2 , . . . , Yn. Meanwhile, a facing discharge does not occur between the address electrodes Am of pixels where wall-charges are not accumulated in the first reset interval (A-B), that is, the pixels not selected from the previous subfield, and the scan electrodes Y 1 , Y 2 , . . . , Yn. As shown in FIG.
  • negative( ⁇ ) wall-charges are accumulated in the protective layer 26 under the scan electrodes 231 , 232 of each pixel selected from the previous sub-field, and the positive(+) wall-charges are accumulated in a luminescent material 22 of the address electrodes Am.
  • positive(+) wall-charges are accumulated in the protective layer 26 under the common electrodes 241 , 242 .
  • Reference numerals of FIG. 6B which are the same as those of FIG. 2 indicate identical elements. Meanwhile, wall-charges are not accumulated in a pixel region not selected from the previous sub-field.
  • the third reset interval (E-F) In the third reset interval (E-F), 0 V is applied to the address electrodes Am and the common electrodes X, and a pulse of the negative( ⁇ ) voltage ⁇ Vk is applied to the scan electrodes Y 1 , Y 2 , . . . , Yn.
  • the operation of the third reset interval is performed relatively quickly, so that the pulse width of the negative( ⁇ ) voltage ⁇ Vk applied to the scan electrodes Y 1 , Y 2 , . . . , Yn, is relatively short.
  • the operation of the third reset interval (E-F) is sequentially performed again. Accordingly, as shown in FIG. 6C , the wall-charges of the pixels selected from the previous sub-field are removed.
  • FIG. 9 shows voltage waveforms applied to electrodes according to a plasma display panel driving method based on the other embodiment of the present invention. Comparing FIG. 9 to FIG. 4 , the voltage waveform applied to the common electrodes X is changed in the reset interval (A-G). The operation in the address and sustaining discharge interval (G-Q) is same as that described above. So, referring to FIG. 9 , the operation in only the reset interval (A-G) will be explained.
  • 0 V is applied to the Address electrodes Am and the common electrodes X, and a pulse of the negative( ⁇ ) voltage ⁇ Vk are applied to the scan electrodes Y 1 , Y 2 , . . . , Yn. Accordingly, the wall-charges in the pixels selected in a previous sub-field are removed. Also, as shown in FIG. 6A , positive(+) wall-charges are accumulated in a protective layer 26 under each of the scan electrodes 231 , 232 of the pixel selected in the previous sub-field, and negative( ⁇ ) wall-charges are accumulated in the protective layer 26 under the common electrodes 241 , 242 . Meanwhile, wall-charges are not accumulated in a pixel region not selected from the previous sub-field.
  • an additional reset interval (B-C) 0 V, a pulse of the positive(+) voltage +Vs, and a pulse of the negative( ⁇ ) voltage ⁇ Vk are applied to the address electrodes Am, the scan electrodes Y 1 , Y 2 , . . . , Yn, and the common electrodes X, respectively. Accordingly, the wall-charges accumulated in the first reset interval (A-B) are removed.
  • 0V is applied to the address electrodes Am and the common electrodes X, and a a pulse of the positive(+) voltage Vw for facing discharge, for example, 180 V, are applied to the scan electrodes Y 1 , Y 2 , . . . , Yn.
  • a facing discharge occurs between the address electrodes Am of pixels where wall-charges are accumulated in the first reset interval (A-B), that is, the pixels selected from the previous sub-field, and the scan electrodes Y 1 , Y 2 , . . . , Yn.
  • a facing discharge does not occur between the address electrodes Am of pixels where wall-charges are not accumulated in the first reset interval (A-B), that is, the pixels not selected from the previous sub-field, and the scan electrodes Y 1 , Y 2 , . . . , Yn.
  • A-B first reset interval
  • FIG. 6B negative( ⁇ ) wall-charges are accumulated in the protective layer 26 under the scan electrodes 231 , 232 of each pixel selected from the previous sub-field, and the positive(+) wall-charges are accumulated in a luminescent material 22 of the address electrodes Am.
  • positive(+) wall-charges are accumulated in the protective layer 26 under the common electrodes 241 , 242 .
  • wall-charges are not accumulated in a pixel region not selected from the previous sub-field.
  • the third reset interval (E-F) In the third reset interval (E-F), 0 V is applied to the address electrodes Am and the common electrodes X, and a pulse of the negative( ⁇ ) voltage ⁇ Vk is applied to the scan electrodes Y 1 , Y 2 , . . . , Yn.
  • the operation of the third reset interval is performed relatively quickly, so that the pulse width of the negative( ⁇ ) voltage ⁇ Vk applied to the scan electrodes Y 1 , Y 2 , . . . , Yn, is relatively short.
  • the operation of the third reset interval (E-F) is sequentially performed again. Accordingly, as shown in FIG. 6C , the wall-charges of the pixels selected from the previous sub-field are removed.
  • the additional reset interval (B-C) is repeated after the third reset interval (E-F), and thereby, most of the remnant wall charges can be removed. Nevertheless, there are residual wall charges on the address electrodes Am in the reset interval (A-G), and thereby the second voltage Va+Vk+Vy applied in the address interval (G-K) can be lowered.
  • the wall charges to be removed are accumulated by the facing discharge in the reset step.
  • the light of relatively low brightness is emitted from the pixels unselected in each sub-field, to thereby increase the contrast of the display screen.

Abstract

A driving method of a surface discharge plasma display panel includes a resetting step, an addressing step and a sustained discharging step. In the resetting step, a first voltage is applied between the scan electrodes and the address electrodes to accumulate wall charges in the respective pixel by a facing discharge, and the wall-charges accumulated by the facing discharge are removed. In the addressing step, a second voltage is applied between a corresponding scan electrodes and selected address electrodes so that a facing discharge occurs, to form wall-charges in the selected pixels. In the sustained discharging step, a third alternating-current voltage is applied between the scan electrodes and the common electrodes so that a surface discharge occurs in the selected pixels.

Description

TECHNICAL FIELD
The present invention relates to a method of driving a surface discharge plasma display panel, and more particularly, to a method for driving a three-electrode surface-discharge alternating-current plasma display panel (AC PDP).
BACKGROUND ART
FIG. 1 shows an electrode pattern of a conventional surface discharge plasma display panel. FIG. 2 is a schematic sectional view of a pixel of FIG. 1. Referring to FIGS. 1 and 2, the conventional surface discharge plasma display panel includes address electrodes A1, A2, A3, . . . , Am, a first dielectric 21, a luminescent material 22, scan electrodes Y1, Y2, . . . , Yn−1, Yn, 231, 232, common electrodes X, 241, 242, a second dielectric 25, and a protective layer 26. Each of the scan electrodes Y1, Y2, . . . , Yn−1, Yn, includes an indium tin oxide (ITO) scan electrode 231 and a bus scan electrode 232. In the same manner, each of the common electrodes X, 241, 242 includes a common ITO electrode 241 and a common bus electrode 242. Gas for forming plasma is sealed between the protective layer 26 and a first dielectric 21.
The address electrodes A1, A2, A3, . . . , Am are coated on a lower substrate (not shown) of a first substrate in a predetermined pattern. The first dielectric 21 is coated on the address electrodes A1, A2, A3, . . . , Am. The luminescent material 22 is coated on the first dielectric 21 in a predetermined pattern. Depending on circumstances, without forming the first dielectric 21, the luminescent material 22 may be coated on the address electrodes A1, A2, A3, . . . , Am, in a predetermined pattern. The scan electrodes Y1, Y2, . . . , Yn−1, Yn, 231, 242 and the common electrodes X, 241, 242 are formed on an upper substrate (not shown) of a second substrate, such that they intersect with the address electrodes A1, A2, A3, . . . , Am. The respective intersections each define a corresponding pixel. The second dielectric 25 is coated on the scan electrodes Y1, Y2, . . . , Yn−1, Yn, 231, 232 and the common electrodes X, 241, 242. The protective layer 26 for protecting the panel from a strong electrical field is coated on the second dielectric 25.
In the prior art driving method of a surface discharge plasma display panel, a relatively high voltage is applied between the scan electrodes Y1, Y2, . . . , Yn−1, Yn, 231, 232 and the common electrodes X, 241, 242 to accumulate wall charges in the respective pixel by a surface discharge, and the wall-charges accumulated by the surface discharge are removed, in a resetting step. The conventional driving method is disclosed in U.S. Pat. No. 5,446,344.
FIG. 3 depicts a conventional driving method of a surface discharge plasma display panel.
In a first reset interval (a-b), a pulse of voltage Vaw, a pulse of voltage Vs+Vw, and 0 V are applied to the address electrodes Am, the common electrodes X, and the scan electrodes Y1, Y2, . . . , Yn, respectively. Here, the voltage Vs+Vw obtained by adding the voltage Vw to the scan voltage Vs is higher than the voltage Vaw. Accordingly, a relatively high voltage Vs+Vw is applied between the common electrodes X and the scan electrodes Y1, Y2, . . . , Yn, so that a surface discharge occurs between the common electrodes X and the scan electrodes Y1, Y2, . . . , Yn (‘a’ of FIG. 3). Positive (+) wall-charges are accumulated in the positive layer 26 of FIG. 2 under each of the scan electrodes 231, 232 of FIG. 2, and negative(−) wall-charges are accumulated in the positive layer 26 under the common electrodes 241, 242 of FIG. 2.
The voltage of the wall-charges accumulated during the first reset interval (a-b) is a re-dischargeable voltage. In a second reset interval (b-c), 0 V is applied to the address electrodes Am, the common electrodes X, and the scan electrodes Y1, Y2, . . . , Yn. Accordingly, due to the wall-charges accumulated during the first reset interval (a-b), a surface discharge occurs between the common electrodes X and the scan electrodes Y1, Y2, . . . , Yn. The wall-charges of all pixels then removed.
In an address step, in a state in which a pulse of voltage Vax is applied to the common electrodes X, scan pulses of a voltage −Vy are sequentially applied to each of the scan electrodes Y1, Y2, . . . , Yn. When the scan pulse is not applied, a negative voltage−Vsc which is a level lower than the voltage −Vy of the scan pulse is applied. When a pulse of the address voltage Va is applied to an address electrode Am selected while the scan pulse is applied to a scan electrode Y1, Y2, . . . , Yn, for example, during interval (c-d) for the scan electrode Y1, a facing discharge is performed in a corresponding pixel. This is because a voltage for facing discharge Va+Vy is applied between the corresponding scan electrode Y1, Y2, . . . , or Yn and the selected address electrode Am. At this time, when a negative voltage −Vsc which is lower than the voltage −Vy of the scan pulse is applied, the facing discharge stops. Positive(+) wall-charges are than accumulated under the scan electrodes 231, 232 of the selected pixel.
In a first sustaining discharge interval (g-h), a pulse of the voltage Vs/2 which is ½ the scan voltage Vs, 0V, and a pulse of the sustaining discharge voltage Vs, are applied to the address electrodes Am, the common electrode X, and the scan electrodes Y1, Y2, . . . , Yn, respectively. That is, in a state in which positive(+) wall-charges are accumulated under the scan electrode Y1, Y2, . . . , or Yn of the selected pixel, when a relatively high negative-voltage is applied between the scan electrodes Y1, Y2, . . . , Yn and the common electrodes X, a surface discharge occurs in the selected pixel. When the surface discharge is performed in the selected pixel, plasma is formed in a gas layer of a corresponding region, and a luminescent material 22 of FIG. 2 is excited by an UV-ray to emit light.
In a second sustaining discharge interval (i-j), a pulse of the voltage Vs/2 which is ½ the scan voltage Vs, and pulse of the sustaining discharge voltage Vs, and 0V, are applied to the address electrodes Am, the common electrodes X, and the scan electrodes Y1, Y2, . . . , Yn, respectively. That is, in a state in which wall-charges are accumulated, when a relatively high negative voltage is applied between the scan electrodes Y1, Y2, . . . , Yn and the common electrodes X, a surface discharge occurs in a selected pixel. Positive(+) wall-charges are then accumulated under the scan electrodes 231, 232 of the selected pixel, and negative(−) wall-charges are accumulated under the common electrodes 241, 242. When the surface discharge is performed in the selected pixel, plasma is formed in a gas layer of a corresponding region, and a luminescent material 22 is excited by a UV-ray to emit light. The operations of the first and second sustained discharge intervals are repeated during the sustaining discharge period, to thereby maintain the emission of light at the selected pixel.
In the conventional driving method, in the resetting step (interval a-c of FIG. 3), a pulse of a relatively high voltage Vs+Vw is applied between the common electrodes X and the scan electrodes Y1, Y2, . . . , Yn, so that a surface discharge occurs. Accordingly, the light of relatively high brightness is emitted from the unselected pixels, to thereby decrease the contrast of a display screen.
DISCLOSURE OF INVENTION
It is an object of the present invention to provide a driving method of a surface discharge plasma display panel for emitting the light of relatively low brightness from the pixels unselected in each sub-field.
To accomplish the above object of the present invention, a driving method of a surface discharge plasma display panel is adopted to a surface discharge plasma display panel having a first substrate and a second substrate space apart and facing each other, and common electrodes, scan electrodes, and address electrodes arranged between said first and second substrates, said common electrodes being arranged in parallel with said scan electrodes, said address electrodes being arranged orthogonal to said common electrodes and said scan electrodes to form respective intersections which each define a corresponding pixel.
The driving method of a surface discharge plasma display panel comprises a reset step, an address step, and a sustaining discharging step. In the reset step, a first voltage is applied between the scan electrodes and the address electrodes to accumulate wall charges in the respective pixel by a facing discharge, and the wall-charges accumulated by the facing discharge are removed. In the address step, a second voltage is applied between a corresponding scan electrodes and selected address electrodes so that a facing discharge occurs, to form wall-charges in the selected pixels. In the sustaining discharge step, a third alternating-current voltage is applied between the scan electrodes and the common electrodes so that a surface discharge occurs in the selected pixels.
In the reset step of the present invention, the wall charges to be removed are accumulated by the facing discharge. Accodingly, the light of a relatively low brightness is emitted from the pixels unselected in each sub-field.
Preferably, the reset step includes a first, a second and a third reset step. In the first reset step, a fourth voltage is applied between the scan electrodes and the common electrodes, and thereby remove remnant wall-charges from a previous sub-field, said fourth voltage has an opposite polarity to a voltage applied last in the sustained discharging step. In the second reset step, said first voltage is applied between the scan electrodes and the address electrodes, and thereby cause the facing discharge. In the third reset step, a fifth voltage is applied between the scan electrodes and the address electrodes, and thereby remove wall-charges accumulated by the facing discharge, said fifth voltage has an opposite polarity to said first voltage and lower than said first voltage. Also, the third reset step is shorter than the first and second reset steps. And, the third reset step is repeated.
BRIEF DESCRIPTION OF THE DRAWINGS
The above objects and advantages of the present invention will become more apparent by describing in detail a preferred embodiment thereof with reference to the attached drawings in which:
FIG. 1 is a diagram of a typical electrode pattern of a surface discharge plasma display panel;
FIG. 2 is a schematic sectional view of a pixel of the pattern of FIG. 1;
FIG. 3 is a diagram of voltage waveforms applied to electrodes according to a plasma display panel driving method based on a prior art.
FIG. 4 is a diagram of voltage waveforms applied to electrodes according to a plasma display panel driving method based on an embodiment of the present invention.
FIG. 5 is a diagram of the state of a selected pixel during a last sustaining discharge interval (O-P) of FIG. 4;
FIG. 6A is a diagram of the state of a unit pixel in a first reset interval (A-B) of FIG. 4;
FIG. 6B is a diagram of the state of a unit pixel during a second reset interval (C-D) of FIG. 4; and
FIG. 6C is a of showing the state of a unit pixel in a third reset interval (E-F) of FIG. 4.
FIG. 7 is a of showing the state of a pixel selected during an address interval (G-K) of FIG. 4.
FIG. 8A is a of showing the state of a pixel selected during a first sustaining discharge interval (K-L) of FIG. 4
FIG. 8B is a of showing the state of a pixel selected during a second sustaining discharge interval (M-N) of FIG. 4
FIG. 9 is a of showing voltage waveforms applied to electrodes according to a plasma display panel driving method based on the other embodiment of the present invention.
 BEST MODE FOR CARRYING OUT THE INVENTION
FIG. 4 is a illustration of the voltage waveforms applied to electrodes according to a plasma display panel driving method based on an embodiment of the present invention. In the reset interval (A-G), a first voltage Vw is applied between the scan electrodes Y1, Y2, . . . , Yn and the address electrodes Am to accumulate wall charges in the respective pixel by a facing discharge, and the wall-charges accumulated by the facing discharge are removed. In the address interval (G-K), a second voltage Va+Vk+Vy is applied between a corresponding scan electrodes Y1, Y2, . . . , Yn and selected address electrodes Am so that a facing discharge occurs, to form wall-charges in the selected pixels. In the sustaining discharge interval (K-Q), a third alternating-current voltage Vs+Vk is applied between the scan electrodes Y1, Y2, . . . , Yn and the common electrodes X so that a surface discharge occurs in the selected pixels.
In the reset interval (A-G) of this embodiment, the wall charges to be removed are accumulated by the facing discharge. Accodingly, the light of relatively low brightness is emitted from the pixels unselected in each sub-field. Also, there are residual wall charges on the address electrodes Am in the reset interval (A-G), and thereby the second voltage Va+Vk+Vy applied in the address interval (G-K) can be lowered.
Three steps are sequentially performed in the reset interval (A-G). In the first reset step (interval A-B), a fourth voltage Vs+Vk is applied between the scan electrodes Y1, Y2, . . . , Yn and the common electrodes X, and thereby remove remnant wall-charges from a previous sub-field, the fourth voltage Vs+Vk has an opposite polarity to a voltage applied last in the sustained discharging interval (K-Q). In the second reset step (interval C-D), the first voltage Vw is applied between the scan electrodes Y1, Y2, . . . , Yn and the address electrodes Am, and thereby cause the facing discharge. In the third reset step (interval E-F), a fifth voltage Vk is applied between the scan electrodes Y1, Y2, . . . , Yn and the address electrodes Am, and thereby remove wall-charges accumulated by the facing discharge, the fifth voltage Vk has an opposite polarity to the first voltage Vw and lower than the first voltage Vw. The third reset interval (E-F) is shorter than the first (A-B) and second (C-D) reset intervals. Also, the third reset step (interval E-F) is repeated.
A driving method of FIG. 4 is adopted for the case that 0V, a negative(−) voltage −Vk of a relatively high level, for example, −140V, and a positive(+) voltage Vs of a relatively low level, for example, 40V, are applied to address electrodes Am, common electrodes X, and scan electrodes Y1, Y2, . . . , Yn, respectively. Here, negative(−) wall-charges are accumulated under the scan electrodes 231, 232 of a selected pixel, and positive(+) wall-charges are accumulated under the common electrodes 241, 242, as shown in FIG. 5. Reference numerals of FIG. 5 which are the same as those of FIG. 2 indicate identical elements. Meanwhile, wall-charges are not accumulated in unselected pixel regions.
In the first reset interval (A-B), 0V, a pulse of the positive(+) voltage Vs, and a pulse of the negative(−) voltage −Vk are applied to the address electrodes Am, the common electrodes X, and the scan electrodes Y1, Y2, . . . , Yn, respectively. That is, in a state in which the voltage of the address electrodes Am is maintained at 0V, a voltage applied between the common electrodes X and the scan electrodes Y1, Y2, . . . , Yn is a negative voltage Vs+Vk of the voltage −(Vs+Vk) of a final sustaining discharge interval of a previous sub-field. Accordingly, the wall-charges in the pixels selected in a previous sub-field are removed. Also, as shown in FIG. 6A, positive(+) wall-charges are accumulated in a protective layer 26 under each of the scan electrodes 231, 232 of the pixel selected in the previous sub-field, and negative(−) wall-charges are accumulated in the protective layer 26 under the common electrodes 241, 242. Reference numerals of FIG. 6A which are the same as those of FIG. 2 indicate identical elements. Meanwhile, wall-charges are not accumulated in a pixel region not selected from the previous sub-field.
In the second reset interval (C-D), 0V, a pulse of the positive(+) voltage Vs, and a pulse of the positive(+) voltage Vw for facing discharge, for example, 180 V, are applied to the address electrodes Am, the common electrodes X, and the scan electrodes Y1, Y2, . . . , Yn, respectively. That is, the relatively high voltage Vw is applied between the address electrodes Am and the scan electrodes Y1, Y2, . . . , Yn. Accordingly, a facing discharge occurs between the address electrodes Am of pixels where wall-charges are accumulated in the first reset interval (A-B), that is, the pixels selected from the previous sub-field, and the scan electrodes Y1, Y2, . . . , Yn. Meanwhile, a facing discharge does not occur between the address electrodes Am of pixels where wall-charges are not accumulated in the first reset interval (A-B), that is, the pixels not selected from the previous subfield, and the scan electrodes Y1, Y2, . . . , Yn. As shown in FIG. 6B, negative(−) wall-charges are accumulated in the protective layer 26 under the scan electrodes 231, 232 of each pixel selected from the previous sub-field, and the positive(+) wall-charges are accumulated in a luminescent material 22 of the address electrodes Am. Here, positive(+) wall-charges are accumulated in the protective layer 26 under the common electrodes 241, 242. Reference numerals of FIG. 6B which are the same as those of FIG. 2 indicate identical elements. Meanwhile, wall-charges are not accumulated in a pixel region not selected from the previous sub-field.
In the third reset interval (E-F), 0 V is applied to the address electrodes Am and the common electrodes X, and a pulse of the negative(−) voltage −Vk is applied to the scan electrodes Y1, Y2, . . . , Yn. The operation of the third reset interval is performed relatively quickly, so that the pulse width of the negative(−) voltage −Vk applied to the scan electrodes Y1, Y2, . . . , Yn, is relatively short. As shown in FIG. 4, the operation of the third reset interval (E-F) is sequentially performed again. Accordingly, as shown in FIG. 6C, the wall-charges of the pixels selected from the previous sub-field are removed. Nevertheless, there are residual wall charges on the address electrodes Am in the reset interval (A-G), and thereby the second voltage Va+Vk+Vy applied in the address interval (G-K) can be lowered. Reference numerals of FIG. 6C which are the same as those of FIG. 2 indicate identical elements.
In the address period (G-K), in a state in which a pulse of the positive(+) voltage Vs is then applied to the common electrodes X, scan pulses of the negative voltage −Vk−Vy higher than the negative(−) voltage −Vk, for example, −180V, are sequentially applied to each of the scan electrodes Y1, Y2, . . . , Yn. When the scan pulse is not applied, a negative voltage −Vp lower than the negative(−) voltage −Vk, is applied. When an address voltage Va, for example, 80V, is applied to an address electrode Am selected while the scan pulse is applied to one of the corresponding scan electrodes Y1, Y2, . . . , or Yn, for example, G-H interval for the scan electrode Y1, facing discharge occurs in a corresponding pixel. This is because a voltage for facing discharge Vk+Vy+Va, for example, 260V, is applied between the corresponding scan electrode Y1, Y2, . . . , or Yn and a selected address electrode Am. Here, the negative voltage −Vk−Vy higher than the negative voltage −Vk is applied to each of the scan electrodes Y1, Y2, . . . , Yn, to thereby relatively lower the address voltage Va. When the negative voltage −Vp is applied when the facing discharge occurs, the facing discharge ceases. As shown in FIG. 7, positive(+) wall-charges are accumulated under the scan electrodes 231, 232 of a selected pixel. Reference numerals of FIG. 7 which are the same as those of FIG. 2 indicate identical elements.
In the first sustaining discharge interval (K-L), 0 V is applied to the address electrodes Am, a pulse of the negative (−) voltage −Vk is applied to the common electrodes X, and a pulse of the positive(+) voltage Vs is applied to scan electrodes Y1, Y2, . . . , Yn. And thereby, surface discharges occur in the selected pixels. As shown in FIG. 8A, negative (−) wall-charges are accumulated under scan electrodes 231, 232 of the selected pixel, and positive(+) wall-charges are accumulated under the common electrodes 241, 242. Reference numerals of FIG. 8A which are the same as those of FIG. 2 indicate identical elements. When a surface discharge occurs in the selected pixel, plasma is formed in a gas layer of a corresponding region, and a luminescent material 22 is excited by a UV-ray, to emit light.
In the second sustaining discharge interval, 0 V is applied to the address electrodes Am, a pulse of the positive(+) voltage Vs is applied to the common electrodes X, and a negative(−) voltage −Vk is applied to the scan electrodes Y1, Y2, . . . , Yn. And thereby, surface discharges occur in the selected pixels. As shown in FIG. 8B, positive(+) wall-charges are accumulated under the scan electrodes 231, 232 of the selected pixel, and negative(−) wall-charges are accumulated under the common electrodes 241, 242. Reference numerals of FIG. 8B which are the same as those of FIG. 2 indicate identical elements, when a surface discharge occurs in the selected pixel, plasma is formed in a gas layer of a corresponding region, and the luminescent material 22 is excited by a UV-ray, to thereby emit light. The operations of the first and second sustaining discharge steps (interval K-N) are repeated during a predetermined sustaining discharge interval (K-Q), to maintain illumination of the selected pixel.
FIG. 9 shows voltage waveforms applied to electrodes according to a plasma display panel driving method based on the other embodiment of the present invention. Comparing FIG. 9 to FIG. 4, the voltage waveform applied to the common electrodes X is changed in the reset interval (A-G). The operation in the address and sustaining discharge interval (G-Q) is same as that described above. So, referring to FIG. 9, the operation in only the reset interval (A-G) will be explained.
In the first reset interval (A-B), 0 V is applied to the Address electrodes Am and the common electrodes X, and a pulse of the negative(−) voltage −Vk are applied to the scan electrodes Y1, Y2, . . . , Yn. Accordingly, the wall-charges in the pixels selected in a previous sub-field are removed. Also, as shown in FIG. 6A, positive(+) wall-charges are accumulated in a protective layer 26 under each of the scan electrodes 231, 232 of the pixel selected in the previous sub-field, and negative(−) wall-charges are accumulated in the protective layer 26 under the common electrodes 241, 242. Meanwhile, wall-charges are not accumulated in a pixel region not selected from the previous sub-field.
In an additional reset interval (B-C), 0 V, a pulse of the positive(+) voltage +Vs, and a pulse of the negative(−) voltage −Vk are applied to the address electrodes Am, the scan electrodes Y1, Y2, . . . , Yn, and the common electrodes X, respectively. Accordingly, the wall-charges accumulated in the first reset interval (A-B) are removed.
In the second reset interval (C-D), 0V is applied to the address electrodes Am and the common electrodes X, and a a pulse of the positive(+) voltage Vw for facing discharge, for example, 180 V, are applied to the scan electrodes Y1, Y2, . . . , Yn. Accordingly, a facing discharge occurs between the address electrodes Am of pixels where wall-charges are accumulated in the first reset interval (A-B), that is, the pixels selected from the previous sub-field, and the scan electrodes Y1, Y2, . . . , Yn. Meanwhile, a facing discharge does not occur between the address electrodes Am of pixels where wall-charges are not accumulated in the first reset interval (A-B), that is, the pixels not selected from the previous sub-field, and the scan electrodes Y1, Y2, . . . , Yn. As shown in FIG. 6B, negative(−) wall-charges are accumulated in the protective layer 26 under the scan electrodes 231, 232 of each pixel selected from the previous sub-field, and the positive(+) wall-charges are accumulated in a luminescent material 22 of the address electrodes Am. Here, positive(+) wall-charges are accumulated in the protective layer 26 under the common electrodes 241, 242. Meanwhile, wall-charges are not accumulated in a pixel region not selected from the previous sub-field.
In the third reset interval (E-F), 0 V is applied to the address electrodes Am and the common electrodes X, and a pulse of the negative(−) voltage −Vk is applied to the scan electrodes Y1, Y2, . . . , Yn. The operation of the third reset interval is performed relatively quickly, so that the pulse width of the negative(−) voltage −Vk applied to the scan electrodes Y1, Y2, . . . , Yn, is relatively short. The operation of the third reset interval (E-F) is sequentially performed again. Accordingly, as shown in FIG. 6C, the wall-charges of the pixels selected from the previous sub-field are removed. Also, the additional reset interval (B-C) is repeated after the third reset interval (E-F), and thereby, most of the remnant wall charges can be removed. Nevertheless, there are residual wall charges on the address electrodes Am in the reset interval (A-G), and thereby the second voltage Va+Vk+Vy applied in the address interval (G-K) can be lowered.
Industrial Applicability
As described above, according to a driving method of a surface discharge type alternating current plasma display panel of the present invention, the wall charges to be removed are accumulated by the facing discharge in the reset step. Accodingly, the light of relatively low brightness is emitted from the pixels unselected in each sub-field, to thereby increase the contrast of the display screen. Also, there are residual wall charges on only the address electrodes after the reset step, and thereby the voltage applied in the address interval can be lowered.
The present invention is not limited to the illustrated embodiment and many changes and modifications can be made within the scope of the invention by a person skilled in the art.

Claims (9)

1. A method of driving a surface discharge plasma display panel having a first substrate and a second substrate space apart and facing each other, and common electrodes, scan electrodes, and address electrodes arranged between said first and second substrates, said common electrodes being arranged in parallel with said scan electrodes, said address electrodes being arranged orthogonal to said common electrodes and said scan electrodes to form respective intersections which each define a corresponding pixel, comprising:
a resetting step of applying a first voltage between the scan electrodes and the address electrodes to accumulate wall charges in the respective pixel by a facing discharge between the scan and address electrodes, and removing the wall-charges accumulated by the facing discharge;
an addressing step of applying a second voltage between a corresponding scan electrodes and selected address electrodes so that a facing discharge occurs, to form wall-charges in the selected pixels; and
a sustained discharging step of applying a third alternating-current voltage between the scan electrodes and the common electrodes so that a surface discharge occurs in the selected pixels.
2. A method of driving a surface discharge plasma display panel having a first substrate and a second substrate space apart and facing each other, and common electrodes, scan electrodes, and address electrodes arranged between said first and second substrates, said common electrodes being arranged in parallel with said scan electrodes, said address electrodes being arranged orthogonal to said common electrodes and said scan electrodes to form respective intersections which each define a corresponding pixel, comprising:
a resetting step of applying a first voltage between the scan electrodes and the address electrodes to accumulate wall charges in the respective pixel by a facing discharge, and removing the wall-charges accumulated by the facing discharge;
an addressing step of applying a second voltage between a corresponding scan electrodes and selected address electrodes so that a facing discharge occurs, to form wall-charges in the selected pixels; and
a sustained discharging step of applying a third alternating-current voltage between the scan electrodes and the common electrodes so that a surface discharge occurs in the selected pixels;
wherein the resetting step includes:
a first resetting step of applying a fourth voltage between the scan electrodes and the common electrodes, and thereby remove remnant wall-charge from a previous sub-field, said fourth voltage has an opposite polarity to a voltage applied last in the sustained discharging step;
a second resetting step of applying said first voltage between the scan electrodes and the address electrodes, and thereby cause the facing discharge in the respective pixel selected from a previous subfield; and
a third resetting step of applying a fifth voltage between the scan electrodes and the address electrodes, and thereby remove wall-charges accumulated by the facing discharge, said fifth voltage has an opposite polarity to said first voltage and lower than said first voltage.
3. The driving method of claim 2, wherein said third resetting step is shorter than said first and second resetting steps.
4. The driving method of claim 3, wherein said third resetting step is repeated.
5. A method of driving a plasma display panel that includes a first substrate and a second substrate spaced apart and facing each other, and common electrodes, scan electrodes, and address electrodes arranged between the first substrate and the second substrate, the method comprising:
resetting the plasma display panel by:
applying a fourth voltage between the scan electrodes and the common electrodes, said fourth voltage having an opposite polarity to a voltage applied last in a sustained discharging step and thereby remove remnant wall-charge from a previous sub-field;
applying a first voltage between the scan electrodes and the address electrodes; and
applying a fifth voltage between the scan electrodes and the address electrodes, said fifth voltage having an opposite polarity to said first voltage;
addressing the plasma display panel by applying a second voltage between corresponding scan electrodes and selected address electrodes; and
causing sustained discharge in the plasma display panel by applying a third alternating-current voltage between the scan electrodes and the common electrodes.
6. The method of claim 5, wherein said fifth voltage is lower than said first voltage.
7. The method of claim 5, wherein said applying a fifth voltage is repeated.
8. The method of claim 5, wherein said first voltage is greater than said third voltage.
9. The method of claim 5, wherein the method is performed in order.
US10/318,398 1997-04-22 1998-04-17 Method of driving surface discharge plasma display panel Expired - Lifetime USRE41166E1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
KR1019970014995A KR100230437B1 (en) 1997-04-22 1997-04-22 Driving method for surface discharge type alternative current plasma display panel
KR97-14995 1997-04-22
PCT/KR1998/000091 WO1998048404A1 (en) 1997-04-22 1998-04-17 Method of driving surface discharge plasma display panel

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/202,902 Reissue US6256001B1 (en) 1997-04-22 1998-04-17 Method of driving surface discharge plasma display panel

Publications (1)

Publication Number Publication Date
USRE41166E1 true USRE41166E1 (en) 2010-03-23

Family

ID=19503578

Family Applications (2)

Application Number Title Priority Date Filing Date
US09/202,902 Ceased US6256001B1 (en) 1997-04-22 1998-04-17 Method of driving surface discharge plasma display panel
US10/318,398 Expired - Lifetime USRE41166E1 (en) 1997-04-22 1998-04-17 Method of driving surface discharge plasma display panel

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US09/202,902 Ceased US6256001B1 (en) 1997-04-22 1998-04-17 Method of driving surface discharge plasma display panel

Country Status (7)

Country Link
US (2) US6256001B1 (en)
JP (1) JP3123721B2 (en)
KR (1) KR100230437B1 (en)
AU (1) AU6856098A (en)
MY (1) MY118309A (en)
TW (1) TW386221B (en)
WO (1) WO1998048404A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080252564A1 (en) * 2007-04-12 2008-10-16 In-Ju Choi Plasma display panel and method of driving the same

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100441105B1 (en) * 1997-07-16 2004-09-18 엘지전자 주식회사 Method for driving three electrodes surface discharge plasma display panel, in which discharge sustain period is allocated to each sub field
JP4210805B2 (en) 1998-06-05 2009-01-21 株式会社日立プラズマパテントライセンシング Driving method of gas discharge device
JP3424587B2 (en) * 1998-06-18 2003-07-07 富士通株式会社 Driving method of plasma display panel
GB2352157A (en) * 1998-06-30 2001-01-17 Daewoo Electronics Co Ltd Data interfacing apparatus of ac type plasma display panel system
DE69937008T2 (en) * 1998-09-04 2008-01-03 Matsushita Electric Industrial Co., Ltd., Kadoma Method and device for controlling a plasma display panel
JP3399852B2 (en) * 1998-09-30 2003-04-21 三菱電機株式会社 Display panel drive circuit
JP3466098B2 (en) 1998-11-20 2003-11-10 富士通株式会社 Driving method of gas discharge panel
JP3642693B2 (en) * 1998-12-28 2005-04-27 富士通株式会社 Plasma display panel device
KR100520823B1 (en) * 1999-06-12 2005-10-12 엘지전자 주식회사 Method of Driving Plasma Display Panel Drived with Radio Frequency Signal
JP4229577B2 (en) * 2000-06-28 2009-02-25 パイオニア株式会社 AC type plasma display driving method
KR20020019670A (en) * 2000-09-06 2002-03-13 김순택 Method for driving plasma display panel
KR100404839B1 (en) * 2001-05-15 2003-11-07 엘지전자 주식회사 Addressing Method and Apparatus of Plasma Display Panel
WO2003012820A1 (en) * 2001-07-30 2003-02-13 Inkotex Ltd Alternating current plasma panel and method for controlling said panel
KR100445417B1 (en) * 2001-09-12 2004-08-25 삼성에스디아이 주식회사 A plasma display panel driving apparatus and the driving method which improves characteristics of an address period
KR100487809B1 (en) 2003-01-16 2005-05-06 엘지전자 주식회사 Plasma Display Panel and Driving Method thereof
KR100488463B1 (en) * 2003-07-24 2005-05-11 엘지전자 주식회사 Apparatus and Method of Driving Plasma Display Panel
KR101022116B1 (en) * 2004-03-05 2011-03-17 엘지전자 주식회사 Method for driving plasma display panel
KR100598184B1 (en) * 2004-04-09 2006-07-10 엘지전자 주식회사 Driving Apparatus of Plasma Display Panel
KR100753050B1 (en) * 2005-09-29 2007-08-30 주식회사 하이닉스반도체 Test device

Citations (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02160910A (en) 1989-11-20 1990-06-20 Kuraray Co Ltd High-tenacity polyvinyl alcohol-based synthetic fiber
US5247288A (en) * 1989-11-06 1993-09-21 Board Of Trustees Of University Of Illinois High speed addressing method and apparatus for independent sustain and address plasma display panel
US5420602A (en) 1991-12-20 1995-05-30 Fujitsu Limited Method and apparatus for driving display panel
EP0657861A1 (en) * 1993-12-10 1995-06-14 Fujitsu Limited Driving surface discharge plasma display panels
JPH07175438A (en) 1993-12-17 1995-07-14 Fujitsu Ltd Plane display device
JPH08160910A (en) 1994-12-12 1996-06-21 Mitsubishi Electric Corp Method for driving plasma display panel
JPH08212930A (en) 1995-02-09 1996-08-20 Matsushita Electron Corp Driving method of gas discharge type display device
US5656893A (en) 1994-04-28 1997-08-12 Matsushita Electric Industrial Co., Ltd. Gas discharge display apparatus
US5663741A (en) 1993-04-30 1997-09-02 Fujitsu Limited Controller of plasma display panel and method of controlling the same
US5952986A (en) 1996-04-03 1999-09-14 Fujitsu Limited Driving method of an AC-type PDP and the display device
US5959619A (en) * 1995-09-19 1999-09-28 Fujitsu, Limited Display for performing gray-scale display according to subfield method, display unit and display signal generator
US5969478A (en) 1994-04-28 1999-10-19 Matsushita Electronics Corporation Gas discharge display apparatus and method for driving the same
US5973655A (en) * 1993-11-26 1999-10-26 Fujitsu Limited Flat display
US6008588A (en) * 1996-11-15 1999-12-28 Sanyo Electric Co., Ltd. Organic electroluminescent device driving method, organic electroluminescent apparatus and display device
US6100859A (en) 1995-09-01 2000-08-08 Fujitsu Limited Panel display adjusting number of sustaining discharge pulses according to the quantity of display data
US6124849A (en) 1997-01-28 2000-09-26 Nec Corporation Method of controlling alternating current plasma display panel for improving data write-in characteristics without sacrifice of durability
US6181305B1 (en) * 1996-11-11 2001-01-30 Fujitsu Limited Method for driving an AC type surface discharge plasma display panel
US6288693B1 (en) * 1996-11-30 2001-09-11 Lg Electronics Inc. Plasma display panel driving method

Patent Citations (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5247288A (en) * 1989-11-06 1993-09-21 Board Of Trustees Of University Of Illinois High speed addressing method and apparatus for independent sustain and address plasma display panel
JPH02160910A (en) 1989-11-20 1990-06-20 Kuraray Co Ltd High-tenacity polyvinyl alcohol-based synthetic fiber
US5420602A (en) 1991-12-20 1995-05-30 Fujitsu Limited Method and apparatus for driving display panel
US5663741A (en) 1993-04-30 1997-09-02 Fujitsu Limited Controller of plasma display panel and method of controlling the same
US5973655A (en) * 1993-11-26 1999-10-26 Fujitsu Limited Flat display
EP0657861A1 (en) * 1993-12-10 1995-06-14 Fujitsu Limited Driving surface discharge plasma display panels
JPH07160218A (en) 1993-12-10 1995-06-23 Fujitsu Ltd Method and circuit for driving surface discharge type plasma display panel
US5446344A (en) * 1993-12-10 1995-08-29 Fujitsu Limited Method and apparatus for driving surface discharge plasma display panel
JPH07175438A (en) 1993-12-17 1995-07-14 Fujitsu Ltd Plane display device
US6150766A (en) 1994-04-28 2000-11-21 Matsushita Electric Industrial Co., Ltd. Gas discharge display apparatus and method for driving the same
US5656893A (en) 1994-04-28 1997-08-12 Matsushita Electric Industrial Co., Ltd. Gas discharge display apparatus
US5969478A (en) 1994-04-28 1999-10-19 Matsushita Electronics Corporation Gas discharge display apparatus and method for driving the same
US6118220A (en) 1994-04-28 2000-09-12 Matsushita Electronics Corporation Gas discharge display apparatus and method for driving the same
US6072279A (en) 1994-04-28 2000-06-06 Matsushita Electronics Corporation Gas discharge display apparatus and method for driving the same
JPH08160910A (en) 1994-12-12 1996-06-21 Mitsubishi Electric Corp Method for driving plasma display panel
JPH08212930A (en) 1995-02-09 1996-08-20 Matsushita Electron Corp Driving method of gas discharge type display device
US6100859A (en) 1995-09-01 2000-08-08 Fujitsu Limited Panel display adjusting number of sustaining discharge pulses according to the quantity of display data
US5959619A (en) * 1995-09-19 1999-09-28 Fujitsu, Limited Display for performing gray-scale display according to subfield method, display unit and display signal generator
US5952986A (en) 1996-04-03 1999-09-14 Fujitsu Limited Driving method of an AC-type PDP and the display device
US6181305B1 (en) * 1996-11-11 2001-01-30 Fujitsu Limited Method for driving an AC type surface discharge plasma display panel
US6008588A (en) * 1996-11-15 1999-12-28 Sanyo Electric Co., Ltd. Organic electroluminescent device driving method, organic electroluminescent apparatus and display device
US6288693B1 (en) * 1996-11-30 2001-09-11 Lg Electronics Inc. Plasma display panel driving method
US6124849A (en) 1997-01-28 2000-09-26 Nec Corporation Method of controlling alternating current plasma display panel for improving data write-in characteristics without sacrifice of durability

Non-Patent Citations (19)

* Cited by examiner, † Cited by third party
Title
"A Full Color AC Plasma Display with 256 Gray Scale" by K. Yoshikawa, Y. Kanazawa, M. Wakitani, T. Shinoda, A. Ohtsuka; Japan Display '92-Proceedings of the 12th International Display Research Conference Oct. 12-14, 1992.
"A Full Color AC Plasma Display with 256 Gray Scale" by K. Yoshikawa, Y. Kanazawa, M. Wakitani, T. Shinoda, A. Ohtsuka; Japan Display '92—Proceedings of the 12th International Display Research Conference Oct. 12-14, 1992.
Corrected Samsung Entities' Opposition to Defendants' Motion to Dismiss U.S. Patent No. 6,256,001, dated Jun. 26, 2007.
Declaration of Dale Nixon in Suppoet of Samsung's Opposition to Defendants' Motion to Dismiss U.S. Patent No. 6,256,001, dated Jun. 25, 2007.
Declaration of David M. Beckwith in Support of Memorandum of Points in Support of Panasonic's Motion to Dismiss U.S. Patent No 6,256,001, dated Jun. 14, 2007.
Declaration of Olivia M. Kim in Support of Samsung's Opposition to Defendants' Motion to Dismiss U.S. Patent No. 6,256,001, dated Jun. 25, 2007.
Expert Report Relating to Invalidity of the Samsung SDI Patents, prepared by Michael J. Marentic, dated Jul. 31, 2006.
First Supplemental Preliminary Invalidity Contentions of Matsushita Electric Co. and Defendant Panasonic Corporation of America, dated Jul. 10, 2006.
Memorandum of Points and Authorities in Support of Panasonic's Motion to Dismiss U.S. Patent No. 6,256,001, dated Jun. 14, 2007.
Notice of Motion and Motion of MEI and PNA to Dismiss U.S. Patent No. 6,256,001, dated Jun. 14, 2007.
Order Denying Motion of Defendant and Counterclaimant to Dismiss U.S. Patent No. 6,256,001, dated Jul. 9, 2007.
Preliminary invalidity Contentions of Matsushita Electric Industrial Co., and Defendant Panasonic Corporation of North America, dated Apr. 27, 2006.
Rebuttal Expert Report of Aris K. Silzars for U.S. Patent No. 6,256,001 and U.S. Patent No. 6,954,188, dated Apr. 12, 2007.
Rebuttal Expert Report of Aris K. Silzars for U.S. Patent No. 6,256,001, dated Aug. 24, 2006.
Second Supplemental Preliminary Invalidity Contentions of Matsushita Electric Co. and Defendant Panasonic Corporation of America, dated Jul. 25, 2006.
Supplemental Expert Report Relating to Invalidity of the Samsung SDI Patents, prepared by Michael J. Marentic, dated Mar. 30, 2007.
Supplemental Rebuttal Report of Michael J. Marentic Reponding to the Apr. 13, 2007 Supplemental Opposition Reports of Mr. Silzars (Regarding Invalidity of the '001 and '188 patents), Mr. Glickman (Regarding Infringement of the '463 and '890 patents), and Mr. Brown (Regarding Infringement of the '003, '598, '766, and '781 patents), prepared by Michael J. Marentic, dated Apr. 27, 2007.
The Pioneer Entities' Preliminary invalidity Contentions Pursuant to Patent Local Rules 2-2 and 3-4; pp. 1-10 and Exhibit B.
Yoshikawa, K., et al. "A Full Color AC Plasma Display with 256 Gray Scale" in Proc. 12th International Research Conference, Oct. 12-14, 1992, pp. 605-608.

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080252564A1 (en) * 2007-04-12 2008-10-16 In-Ju Choi Plasma display panel and method of driving the same

Also Published As

Publication number Publication date
JP3123721B2 (en) 2001-01-15
TW386221B (en) 2000-04-01
MY118309A (en) 2004-09-30
JP2000504442A (en) 2000-04-11
WO1998048404A1 (en) 1998-10-29
AU6856098A (en) 1998-11-13
KR100230437B1 (en) 1999-11-15
US6256001B1 (en) 2001-07-03
KR19980077754A (en) 1998-11-16

Similar Documents

Publication Publication Date Title
USRE41166E1 (en) Method of driving surface discharge plasma display panel
US5874932A (en) Plasma display device
KR100475161B1 (en) Method for driving of plasma display panel
EP1388841A2 (en) Method and apparatus for driving a plasma display panel at low temperature
US6317105B1 (en) Method for resetting plasma display panel
US7006060B2 (en) Plasma display panel and method of driving the same capable of providing high definition and high aperture ratio
KR100297700B1 (en) Method for driving plasma display panel
KR100303841B1 (en) Method for driving plasma display panel
KR100476338B1 (en) Method for driving plasma display panel
KR100284339B1 (en) Method for driving plasma display panel
KR100477601B1 (en) Driving method of plasma display panel
KR100480170B1 (en) Driving method and apparatus of plasma display panel
US20050007313A1 (en) Methods for resetting and driving plasma display panels in which address electrode lines are electrically floated
KR100634689B1 (en) Plasma Display Panel and Driving Method thereof
KR100346381B1 (en) Method and apparatus for driving plasma display panel
KR20060088224A (en) Plasma display device and driving method thereof
KR20010004133A (en) Method for driving plasma display panel
KR19980046358A (en) Plasma Display Panel Structure and Its Driving Method
KR100477989B1 (en) Driving method for plasma display panel
KR20030054954A (en) Method of driving plasma display panel
KR100475158B1 (en) Driving method of plasma display panel
KR100313112B1 (en) Method for driving plasma display panel
KR100675323B1 (en) Method of Driving Plasma Display Panel
KR100313111B1 (en) Method for driving plasma display panel
KR100735737B1 (en) Method and apparatus for improving contrast ratio in ac plasma display panel

Legal Events

Date Code Title Description
FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 12