Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUSRE36613 E
Publication typeGrant
Application numberUS 08/610,127
Publication date14 Mar 2000
Filing date29 Feb 1996
Priority date6 Apr 1993
Fee statusPaid
Also published asUS5291061
Publication number08610127, 610127, US RE36613 E, US RE36613E, US-E-RE36613, USRE36613 E, USRE36613E
InventorsMichael B. Ball
Original AssigneeMicron Technology, Inc.
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Multi-chip stacked devices
US RE36613 E
Abstract
A multiple stacked die device is disclosed that contains up to four dies and does not exceed the height of current single die packages. Close-tolerance stacking is made possible by a low-loop-profile wire-bonding operation and thin-adhesive layer between the stacked dies.
Images(2)
Previous page
Next page
Claims(7)
What is claimed is:
1. A multiple-die low-profile semiconductor device comprising:
a. a lead-frame paddle supported by a lead frame;
b. a controlled, first, thin-adhesive layer of about 0.001 inches affixing a first die above the paddle;
c. a plurality of thin wires having a first low-loop wire bond to a plurality of first .[.diebonding.]. .Iadd.die-bonding .Iaddend.pads, said wire bond having a wire height above the bonding pad of about 0.006 inches, and a second wire bond to a plurality of adjacent lead-frame lead fingers;
d. a second thin-adhesive layer of about 0.008 inches affixing a second die above the first die;
e. a second plurality of thin wires having low-loop wire bonds to a plurality of second die-bonding pads and second wire bonds to the plurality of lead fingers;
f. two additional dies affixed above the second die by additional subsequent layers of adhesive of about 0.008 inches and having additional thin wires bonded to additional bonding pads and lead fingers; and
g. an .[.encapsulated.]. .Iadd.encapsulation .Iaddend.layer surrounding all dies, adhesive layers, and thin wires wherein a total encapsulated package height is about 0.110 inches.
2. A multiple-die low-profile semiconductor device comprising:
a. a lead-frame paddle supported by a lead frame;
b. a controlled, first, thin-adhesive layer of about 0.001 to 0.005 inches affixing a first die above the paddle;
c. a plurality of thin wires having a first low-loop wire bond to a plurality of first die-bonding pads, said low-loop wire .[.ball.]. bond having a wire height above the .Iadd.first die.Iaddend.-bonding pads of about 0.006 inches and a second wire bond to a plurality of adjacent lead-frame lead fingers;
d. a second thin-adhesive layer of about 0.008 to 0.010 inches affixing a second die above the first die;
e. a second plurality of thin wires having low-loop wire bonds to a plurality of second die-bonding pads and second wire bonds to the plurality of lead fingers;
f. an .[.encapsulated.]. .Iadd.encapsulation .Iaddend.layer surrounding all die adhesive layers and thin wires wherein a total encapsulation-layer height is about 0.070 inches. .Iadd.
3. A multiple-die low-profile semiconductor device comprising:
a. a lead-frame paddle supported by a lead frame;
b. a controlled, first, thin-adhesive layer affixing a first die above the paddle;
c. a plurality of thin wires having a first low-loop wire bond to a plurality of first die-bonding pads and a second wire bond to a plurality of adjacent lead-frame lead fingers;
d. a second thin-adhesive layer affixing a second die above the first die;
e. a second plurality of thin wires having low-loop wire bonds to a plurality of second die-bonding pads and second wire bonds to the plurality of lead fingers;
f. two additional dies affixed above the second die by additional subsequent layers of adhesive and having additional thin wires bonded to additional bonding pads and lead fingers; and
g. an encapsulation layer surrounding all dies, adhesive layers, and thin wires and having a height of about 0.110 inches. .Iaddend..Iadd.4. The semiconductor device as recited in claim 3 wherein the paddle is downset from the lead fingers and selected lead fingers are formed up thereby providing for additional space within the device and shorter thin wires, respectively. .Iaddend..Iadd.5. The semiconductor device as recited in claim 4 wherein the thin wire is gold, and the first low-loop bond is a ball bond and the second bond is a wedge bond. .Iaddend..Iadd.6. The semiconductor device as recited in claim 3 wherein a low-loop bond wire height above the bonding pad is about 0.006 inches and the second and subsequent thin-adhesive layers are about 0.008 inches. .Iaddend..Iadd.7. The semiconductor device as recited in claim 6 wherein the first
thin-adhesive layer is about 0.001 inches. .Iaddend..Iadd.8. A multiple-die, low-profile semiconductor device comprising:
a. a lead-frame paddle supported by a lead frame;
b. a controlled, first, thin-adhesive layer affixing a first die above the paddle;
c. a plurality of thin wires having a first low-loop wire bond to a plurality of first die-bonding pads, said low-loop wire bond having a wire height above the bonding pads of about 0.006 inches and a second wire bond to a plurality of adjacent lead-frame lead fingers;
d. a second thin-adhesive layer of about 0.008 to 0.010 inches affixing a second die above the first die;
e. a second plurality of thin wires having low-loop wire bonds to a plurality of second die-bonding pads and second wire bonds to the plurality of lead fingers; and
f. an encapsulation layer surrounding all die adhesive layers and thin wires. .Iaddend..Iadd.9. The semiconductor device as recited in claim 8 wherein the first thin-adhesive layer is about 0.001 to 0.005 inches. .Iaddend..Iadd.10. The semiconductor device as recited in claim 9 wherein a total encapsulation layer height is about 0.070 inches. .Iaddend..Iadd.11. A multiple-die, low-profile semiconductor device comprising:
a lead-frame paddle supported by a lead frame;
a first adhesive layer affixing a first die above the paddle;
a plurality of wires having first wire bonds to a respective plurality of first die-bonding pads and second wire bonds to a respective plurality of adjacent lead-frame lead fingers;
a second adhesive layer affixing a second die above the first die;
a second plurality of wires having first wire bonds to a respective plurality of second die-bonding pads and second wire bonds to a respective plurality of lead fingers;
two additional dies affixed above the second die by additional subsequent layers of adhesive and having additional wires bonded to additional respective bonding pads and lead fingers; and
an encapsulation layer surrounding all dies, adhesive layers, and wires and having a height of about 0.110 inches. .Iaddend..Iadd.12. The semiconductor device as recited in claim 11, wherein the paddle is downset from the lead fingers and selected lead fingers are formed up thereby providing for additional space within the device and shorter wires, respectively. .Iaddend..Iadd.13. The semiconductor device as recited in claim 12, wherein the wire is gold, and the first bond is a ball bond and
the second bond is a wedge bonds. .Iaddend..Iadd.14. The semiconductor device as recited in claim 11, wherein a bond wire height above the first and second die-bonding pads for all but the uppermost die is about 0.006 inches and the second and subsequent adhesive layers are about 0.008 inches. .Iaddend..Iadd.15. The semiconductor device as recited in claim 14 wherein the first thin-adhesive layer is about 0.001 inches. .Iaddend..Iadd.16. A multiple-die, low-profile semiconductor device comprising:
a lead-frame paddle supported by a lead frame;
a first adhesive layer affixing a first die above the paddle;
a plurality of respective wires having first low-loop wire bonds to a plurality of first die-bonding pads, said low-loop wire bonds having a wire height above the bonding pads of about 0.006 inches, and second wire bonds to a plurality of adjacent lead-frame lead fingers;
a second adhesive layer of about 0.008 to 0.010 inches affixing a second die above the first die;
a second plurality of respective wires having first wire bonds to a plurality of second die-bonding pads and second wire bonds to a respective plurality of lead fingers; and
an encapsulation layer surrounding all die adhesive layers and wires. .Iaddend..Iadd.17. The semiconductor device as recited in claim 16 wherein the first adhesive layer is about 0.001 to 0.005 inches. .Iaddend..Iadd.18. The semiconductor device as recited in claim 17 wherein a total encapsulation layer height is about 0.070 inches. .Iaddend..Iadd.19. A multiple-die, low-profile semiconductor device comprising:
a lead-frame paddle supported by a lead frame;
a first die affixed above the paddle;
an adhesive layer having a thickness and affixing a second die above the first die; and
a plurality of wires having first wire bonds to a respective plurality of first die-bonding pads and second wire bonds to a respective plurality of lead-frame lead fingers, the first wire bonds having loop heights above the first die of less than the thickness of the adhesive layer. .Iaddend..Iadd.20. The semiconductor device of claim 19, further including a second plurality of wires having first wire bonds to a respective plurality of second die-bonding pads and second wire bonds to a respective
plurality of lead fingers. .Iaddend..Iadd.21. The semiconductor device of claim 20, further including two additional dies affixed above the second die by additional subsequent layers of adhesive and having additional wires bonded to additional respective bonding pads and lead fingers, the wires bonded to at least those affixed die below the uppermost die having loop heights above the die to which those wires are bonded of less than the thickness of the adhesive layer affixing the die above. .Iaddend..Iadd.22. The semiconductor device of claim 19, further including an encapsulation layer surrounding all dies, adhesive layers, and wires. .Iaddend..Iadd.23. A multiple-die, low-profile semiconductor device comprising:
a lead-frame paddle supported by a lead frame;
a first die having bonding pads at the periphery thereof and affixed above the paddle;
an adhesive layer having a thickness and affixing a second die above the first die, said adhesive layer leaving the first die peripheral bonding pads uncovered; and
a plurality of wires having first wire bonds to a respective plurality of first die-bonding pads and second wire bonds to a respective plurality of lead-frame lead fingers, the first wire bonds having loop heights above said first die of less than the thickness of said adhesive layer. .Iaddend..Iadd.24. The semiconductor device of claim 23, further including a second plurality of wires having first wire bonds to a respective plurality of second die-bonding pads and second wire bonds to a respective plurality of lead fingers. .Iaddend..Iadd.25. The semiconductor device of claim 24, further including two additional dies affixed above the second die by additional subsequent layers of adhesive and having additional wires bonded to additional respective bonding pads and lead fingers, at least the dies below the uppermost having peripheral bond pads, the adhesive layers leaving the peripheral bond pads uncovered, and the wires bonded to at least those affixed dies except the uppermost die having loop heights above the die to which the wires are bonded of less than the thickness of the adhesive layer affixing the die above.
.Iaddend..Iadd. The semiconductor device of claim 23, further including an encapsulation layer surrounding all dies, adhesive layers, and wires. .Iaddend.
Description
FIELD OF THE INVENTION

This invention relates to a multiple die module that has a thickness the same or less than a standard package but has two or more stacked die, thereby increasing device density.

BACKGROUND OF THE INVENTION

Semiconductor devices are typically constructed en masse on a silicon or gallium arsenide wafer through a process which comprises a number of deposition, masking, diffusion, etching, and implanting steps. When the devices are sawed into individual rectangular units, each takes the from of an integrated circuit (IC) die. In order to interface a die with other circuitry, it is (using contemporary conventional packaging technology) mounted on a lead frame paddle of a lead-frame strip which consists of a series of interconnected lead frames, typically ten in a row. The die-mounting paddle of a standard lead frame is larger than the die itself, and it is surrounded by multiple lead fingers of individual leads. The bonding pads of the die are then connected one by one in a wire-bonding operation to the lead frame's lead finger pads with extremely fine gold or aluminum wire. Following the application of a protective layer to the face of the die, it, and a portion of the lead frame to which it is attached, is encapsulated in a plastic material, as are all other die/lead-frame assemblies on the lead-frame strip. A trim-and-form operation then separates the resultant interconnected packages and bends the leads of each package into the proper configuration.

In the interest of higher performance equipment and lower cost, increased miniaturization of components and greater packaging density have long been the goals of the computer industry. IC package density is primarily limited by the area available for die mounting and the height of the package. Typical computer-chip heights in the art are about 0.110 inches. A method of increasing density is to stack die or chips vertically.

U.S. Pat. No. 5,01,323, issued Apr. 30, 1991, having a common assignee with the present application, discloses a pair of rectangular integrated-circuit dice mounted on opposite sides of the lead frame. An upper, smaller die is back-bonded to the upper surface of the lead fingers of the lead frame via a first adhesively coated, insulated film layer. The lower, slightly larger die is face-bonded to the lower surface of the lead extensions with the lower lead-frame die-bonding region via a second, adhesively coated, film layer. The wire-bonding pads on both upper die and lower die are interconnected with the ends of their associated lead extensions with gold or aluminum wires. The lower die needs to be slightly larger in order that the die pads are accessible from above so that gold wire connections can be made to the lead extensions (fingers).

U.S. Pat. No. 4,996,587 (referred to hereafter as '587) shows a semiconductor chip package which uses a chip carrier to support the chips within a cavity. The chip carrier a shown in the fingers has as a slot that permits connection by wires to bonding pads which, in turn, connect to the card connector by conductors. An encapsulation material is placed only on the top surface of the chip in order to provide heat dissipation from the bottoms when carriers are stacked.

A Japanese Patent No. 56-62351(A) issued to Sano in 1981 discloses three methods of mounting two chips on a lead frame and attaching the pair of semiconductor chips (pellets) to a common lead frame consisting of:

method 1 two chips ted on two paddles;

method 2 one chip mounted over a paddle and one below not attached to the paddle; and

method 3 one chip attached above and one chip attached below a common paddle.

The chips are apparently wired in parallel as stated in the "PURPOSE" of Sano.

The chip of patent '587 are also apparently wired in parallel by contacts on the "S" chips which contact the connection means.

It is the purpose of this invention to provide multiple stacked dies assembled in a special vertical configuration such that as many as four encapsulated dies will have a height no greater than existing 0.110-inch high dies and also have a separate lead and lead finger for each die pad connection.

SUMMARY OF THE INVENTION

The invention generally stated is a multiple-die low-profile semiconductor device comprising:

a lead-frame paddle supported by a lead frame;

a controlled, first, thin-adhesive layer affixing a first die above the paddle;

a plurality of thin wires having a first low-loop wire bond to a plurality of first die-bonding pads and a second wire bond to a plurality of adjacent lead-frame frame lead fingers;

a second thin-adhesive layer affixing a second die above the first die;

a second plurality of thin wires having low-loop wire bonds to a plurality of second die-bonding pads and second wire bonds to the plurality of lead fingers;

additional dies affixed above the second die, by additional subsequent layers of adhesive and having additional thin wires bonded to addition bonding pads and lead fingers; and

an encapsulated layer surrounding all dies, adhesive layers and thin wires.

Other object, advantages, and capabilities of the present invention will become more apparent as the description proceeds.

BRIEF DESCRIPTION OF THE DRAWINGS

The invention may be better understood and further advantages and uses thereof may become more readily apparent when considered in view of the following detailed description of exemplary embodiments, taken with the accompanied drawings, in which

FIG. 1 is a partial plan view of the stacked die, lead fingers, and bonded wires of the present invention; and

FIG. 2 is a side elevation taken through 2--2 of FIG. 1 showing a four die stacking.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

Referring to FIG. 1, the stacked die device 10 is shown prior to encapsulation disclosing the top die 12 mounted the paddle 14 and other dies 16, 18, and 20 (FIG. 2) which are adhesively connected to each other by a controlled-thickness thermoplastic-adhesive layer at 22. Thermoplastic indicating the adhesive sets at an elevated temperature. The group of four dies are attached to the paddle 14 by a controlled thin-adhesive layer 24.

Each of the die bonding pads 26 in double rows are electrically connected to multiple lead fingers 28A, 28B, 28C . . . 28N by thin (0.001 inch) gold or aluminum wires 30A, 30B, 30C . . . 30N; gold being the preferred metal. For clarity, only part of the 18 bonding pads, wires, and fingers are shown. The critical bonding method used at the die end pad 26 is ultrasonic ball bond as named by the shape of the bond as at 32. This first-installed bond and formed gold wire are low-loop wire bonds as seen at critical dimension 34, as will be described later.

The other end of gold wires 30 are attached to the lead fingers by a wedge bond 36, which is also an ultrasonic indicating the use of ultrasonic energy to heat the wire 30 as it is compressed against the lead finger 28. The wedge bond is not used on the die because the bonding machine contacts the bonding surface and could damage this critical surface. The lead fingers may be formed upward as at 38 to permit the use of shorter wires 30.

Paddle 14 which supports the stack is attached to the lead frame typically at four corners as at 40 and also typically, in this application, would have a downset from the lead frame and lead fingers 28 as at dimension 42. The stack is finally encapsulated by a plastic or ceramic at 44.

A dimensional analysis is provided by referring to FIG. 2.

By careful control of layer thicknesses, it is possible to fabricate a four-stack die device having as overall height 46 of about 0.110 inches which is the same height as a current single die. Starting at the bottom, the encapsulation thickness 48 is between 0.010 and 0.012 inches. The paddle 74 thickness 50 can be between 0.005 and 0.010 inches and is a matter of choice. The controlled adhesive-layer thickness 52 can be from 0.001 to 0.005 inches. The individual dies 20, 18, 16, and 12 each have a thickness 54 of 0.012 inches nd the critical controlled, adhesive-layer thicknesses 56 between each die are between 0.008 and 0.010 inches. These thin layers have to be slightly greater than the low-loop wire dimension 34, which is about 0.006 inches. Finally, the top encapsulation 58 is between 0.010 and 0.012 inches so as to cover the top loop.

Thus it can be seen by carefully controlling and minimizing the adhesive layer thicknesses 56, the top and bottom encapsulation thicknesses 48 nd 58, and the paddle adhesive layer 52 that it is possible to have an overall height between 0.108 and 0.110 inches overall for the four-stack die.

If the looser tolerances were used for a two-stack die, the height at 60 would be between 0.058 and 0.073 inches and for a three-die stack it would be from 0.078 to 0.100 inches.

The fabrication of these two or four-stack die devices, necessarily, has to be from the bottom up, since it is not possible to form the die pad wire ball bond 32 on the lower dies 16, 18, and 30, if the four dies are already stacked. This is due to the overhead space required by the wire bond machine.

The die pads 26 of each die can be each connected to an individual lead finger 28 or the dies can be wired in parallel. The former configuration would, therefore, require (for a four die stack) something less than 418=72 leads, while parallel connections would require something on the order of 22 or more pins, depending on the type of devices and system requirements. The final packages can be in the form of a small outline J-leaded (SOJ) package, a dual in-line package (DIP), a single in-line package (SIP), a plastic leaded chip carrier (PLCC), and a zig-zag in-line package (ZIP).

While a preferred embodiment of the invention has been disclosed, various modes of carrying out the principles disclosed herein are contemplated as being within the scope of the following claims. Therefore, it is understood that the scope of the invention is not to be limited except as otherwise set forth in the claims.

Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US4567643 *24 Oct 19834 Feb 1986Sintra-AlcatelMethod of replacing an electronic component connected to conducting tracks on a support substrate
US4984059 *7 Oct 19838 Jan 1991Fujitsu LimitedSemiconductor device and a method for fabricating the same
US4996587 *23 Mar 199026 Feb 1991International Business Machines CorporationIntegrated semiconductor chip package
US5012323 *20 Nov 198930 Apr 1991Micron Technology, Inc.Double-die semiconductor package having a back-bonded die and a face-bonded die interconnected on a single leadframe
US5049976 *10 Jan 198917 Sep 1991National Semiconductor CorporationStress reduction package and process
JP3169062B2 Title not available
JP5662351B2 Title not available
JP64128856A * Title not available
JPH0456262A * Title not available
JPH03169062A * Title not available
JPS5662351A * Title not available
JPS60182731A * Title not available
JPS62126661A * Title not available
JPS63128736A * Title not available
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US6229202 *10 Jan 20008 May 2001Micron Technology, Inc.Semiconductor package having downset leadframe for reducing package bow
US62586241 May 200010 Jul 2001Micron Technology, Inc.Semiconductor package having downset leadframe for reducing package bow
US63408466 Dec 200022 Jan 2002Amkor Technology, Inc.Making semiconductor packages with stacked dies and reinforced wire bonds
US63844876 Dec 19997 May 2002Micron Technology, Inc.Bow resistant plastic semiconductor package and method of fabrication
US639557819 May 200028 May 2002Amkor Technology, Inc.Semiconductor package and method for fabricating the same
US6400007 *16 Apr 20014 Jun 2002Kingpak Technology Inc.Stacked structure of semiconductor means and method for manufacturing the same
US641439624 Jan 20002 Jul 2002Amkor Technology, Inc.Package for stacked integrated circuits
US64374496 Apr 200120 Aug 2002Amkor Technology, Inc.Making semiconductor devices having stacked dies with biased back surfaces
US644077225 Apr 200127 Aug 2002Micron Technology, Inc.Bow resistant plastic semiconductor package and method of fabrication
US6441495 *5 Oct 199827 Aug 2002Rohm Co., Ltd.Semiconductor device of stacked chips
US645227830 Jun 200017 Sep 2002Amkor Technology, Inc.Low profile package for plural semiconductor dies
US647275820 Jul 200029 Oct 2002Amkor Technology, Inc.Semiconductor package including stacked semiconductor dies and bond wires
US652541312 Jul 200025 Feb 2003Micron Technology, Inc.Die to die connection method and assemblies and packages including dice so connected
US65317842 Jun 200011 Mar 2003Amkor Technology, Inc.Semiconductor package with spacer strips
US6538303 *29 Feb 200025 Mar 2003Sharp Kabushiki KaishaLead frame and semiconductor device using the same
US65524168 Sep 200022 Apr 2003Amkor Technology, Inc.Multiple die lead frame package with enhanced die-to-die interconnect routing using internal lead trace wiring
US65559179 Oct 200129 Apr 2003Amkor Technology, Inc.Semiconductor package having stacked semiconductor chips and method of making the same
US656970915 Oct 200127 May 2003Micron Technology, Inc.Assemblies including stacked semiconductor devices separated a distance defined by adhesive material interposed therebetween, packages including the assemblies, and methods
US65770135 Sep 200010 Jun 2003Amkor Technology, Inc.Chip size semiconductor packages with stacked dies
US6595404 *12 Jan 200122 Jul 2003Hitachi, Ltd.Method of producing electronic part with bumps and method of producing electronic part
US66030726 Apr 20015 Aug 2003Amkor Technology, Inc.Making leadframe semiconductor packages with stacked dies and interconnecting interposer
US66240056 Sep 200023 Sep 2003Amkor Technology, Inc.Semiconductor memory cards and method of making same
US664261020 Dec 20004 Nov 2003Amkor Technology, Inc.Wire bonding method and semiconductor package manufactured using the same
US665001920 Aug 200218 Nov 2003Amkor Technology, Inc.Method of making a semiconductor package including stacked semiconductor dies
US665729015 Jan 20022 Dec 2003Sharp Kabushiki KaishaSemiconductor device having insulation layer and adhesion layer between chip lamination
US667021729 Apr 200230 Dec 2003Medtronic, Inc.Methods for forming a die package
US669520010 Oct 200224 Feb 2004Hitachi, Ltd.Method of producing electronic part with bumps and method of producing electronic part
US669631829 Apr 200224 Feb 2004Medtronic, Inc.Methods for forming a die package
US67002102 Aug 20022 Mar 2004Micron Technology, Inc.Electronic assemblies containing bow resistant semiconductor packages
US671724826 Nov 20026 Apr 2004Amkor Technology, Inc.Semiconductor package and method for fabricating the same
US67377507 Dec 200118 May 2004Amkor Technology, Inc.Structures for improving heat dissipation in stacked semiconductor packages
US675054528 Feb 200315 Jun 2004Amkor Technology, Inc.Semiconductor package capable of die stacking
US67593071 Nov 20006 Jul 2004Micron Technology, Inc.Method to prevent die attach adhesive contamination in stacked chips
US675973723 Mar 20016 Jul 2004Amkor Technology, Inc.Semiconductor package including stacked chips with aligned input/output pads
US676207830 Jan 200113 Jul 2004Amkor Technology, Inc.Semiconductor package having semiconductor chip within central aperture of substrate
US677778910 Jan 200317 Aug 2004Amkor Technology, Inc.Mounting for a package containing a chip
US6784090 *9 May 200231 Aug 2004Sumitomo Electric Industries, Ltd.Semiconductor device and method for manufacturing the same
US67911669 Apr 200114 Sep 2004Amkor Technology, Inc.Stackable lead frame package using exposed internal lead traces
US679474013 Mar 200321 Sep 2004Amkor Technology, Inc.Leadframe package for semiconductor devices
US679804726 Dec 200228 Sep 2004Amkor Technology, Inc.Pre-molded leadframe
US679804924 Aug 200028 Sep 2004Amkor Technology Inc.Semiconductor package and method for fabricating the same
US680325425 Apr 200312 Oct 2004Amkor Technology, Inc.Wire bonding method for a semiconductor package
US68189739 Sep 200216 Nov 2004Amkor Technology, Inc.Exposed lead QFP package fabricated through the use of a partial saw process
US683360930 Jan 200321 Dec 2004Amkor Technology, Inc.Integrated circuit device packages and substrates for making the packages
US684185827 Sep 200211 Jan 2005St Assembly Test Services Pte Ltd.Leadframe for die stacking applications and related die stacking concepts
US686176011 Apr 20021 Mar 2005Rohm Co., Ltd.Semiconductor device with stacked-semiconductor chips and support plate
US686982827 May 200322 Mar 2005Micron Technology, Inc.Assemblies including stacked semiconductor devices separated a distance defined by adhesive material interposed therebetween, packages including the assemblies, and methods
US687026925 Apr 200222 Mar 2005Micron Technology, Inc.Assemblies including stacked semiconductor devices separated a distance defined by adhesive material interposed therebetween, packages including the assemblies, and methods
US687303230 Jun 200329 Mar 2005Amkor Technology, Inc.Thermally enhanced chip scale lead on chip semiconductor package and method of making same
US687904719 Feb 200312 Apr 2005Amkor Technology, Inc.Stacking structure for semiconductor devices using a folded over flexible substrate and method therefor
US689124823 Aug 200210 May 2005Micron Technology, Inc.Semiconductor component with on board capacitor
US689676016 Jan 200224 May 2005Micron Technology, Inc.Fabrication of stacked microelectronic devices
US69064085 Mar 200314 Jun 2005Micron Technology, Inc.Assemblies and packages including die-to-die connections
US69196312 Feb 200419 Jul 2005Amkor Technology, Inc.Structures for improving heat dissipation in stacked semiconductor packages
US6927478 *11 Jan 20029 Aug 2005Amkor Technology, Inc.Reduced size semiconductor package with stacked dies
US694345715 Sep 200313 Sep 2005Micron Technology, Inc.Semiconductor package having polymer members configured to provide selected package characteristics
US694632322 Apr 200420 Sep 2005Amkor Technology, Inc.Semiconductor package having one or more die stacked on a prepackaged device and method therefor
US698248513 Feb 20023 Jan 2006Amkor Technology, Inc.Stacking structure for semiconductor chips and a semiconductor package using it
US698248820 Jun 20033 Jan 2006Amkor Technology, Inc.Semiconductor package and method for fabricating the same
US698454430 Aug 200110 Jan 2006Micron Technology, Inc.Die to die connection method and assemblies and packages including dice so connected
US699196118 Jun 200331 Jan 2006Medtronic, Inc.Method of forming a high-voltage/high-power die package
US70022487 Jul 200421 Feb 2006Micron Technology, Inc.Semiconductor components having multiple on board capacitors
US7019397 *11 May 200128 Mar 2006Oki Electric Industry Co., Ltd.Semiconductor device, manufacturing method of semiconductor device, stack type semiconductor device, and manufacturing method of stack type semiconductor device
US70224182 Sep 20044 Apr 2006Micron Technology, Inc.Fabrication of stacked microelectronic devices
US70377512 Sep 20042 May 2006Micron Technology, Inc.Fabrication of stacked microelectronic devices
US703775619 Feb 20032 May 2006Micron Technology, Inc.Stacked microelectronic devices and methods of fabricating same
US704153725 Nov 20039 May 2006Micron Technology, Inc.Method for fabricating semiconductor component with on board capacitor
US704539015 Apr 200316 May 2006Medtronic, Inc.Stacked die package
US707826424 May 200418 Jul 2006Micron Technology, Inc.Stacked semiconductor die
US715417122 Feb 200226 Dec 2006Amkor Technology, Inc.Stacking structure for semiconductor devices using a folded over flexible substrate and method therefor
US7161234 *23 Jul 20049 Jan 2007Infineon Technologies AgSemiconductor component and production method suitable therefor
US718363011 Jun 200327 Feb 2007Amkor Technology, Inc.Lead frame with plated end leads
US720565622 Feb 200517 Apr 2007Micron Technology, Inc.Stacked device package for peripheral and center device pad layout device
US721190013 May 20051 May 2007Amkor Technology, Inc.Thin semiconductor package including stacked dies
US722407024 May 200429 May 2007Micron Technology, Inc.Plurality of semiconductor die in an assembly
US724210010 Jan 200510 Jul 2007Rohm Co., Ltd.Method for manufacturing semiconductor device with plural semiconductor chips
US727679019 Aug 20042 Oct 2007Micron Technology, Inc.Methods of forming a multi-chip module having discrete spacers
US73323722 Feb 200419 Feb 2008Micron Technology, Inc.Methods for forming assemblies and packages that include stacked semiconductor devices separated a distance defined by adhesive material interposed therebetween
US733553312 Nov 200426 Feb 2008Micron Technology, Inc.Methods for assembling semiconductor devices in superimposed relation with adhesive material defining the distance adjacent semiconductor devices are spaced apart from one another
US7372141 *31 Mar 200613 May 2008Stats Chippac Ltd.Semiconductor stacked package assembly having exposed substrate surfaces on upper and lower sides
US740513827 Sep 200529 Jul 2008Oki Electric Industry Co., Ltd.Manufacturing method of stack-type semiconductor device
US74254639 Jun 200616 Sep 2008Micron Technology, Inc.Stacked die package for peripheral and center device pad layout device
US748549022 Nov 20053 Feb 2009Amkor Technology, Inc.Method of forming a stacked semiconductor package
US7492039 *3 May 200617 Feb 2009Micron Technology, Inc.Assemblies and multi-chip modules including stacked semiconductor dice having centrally located, wire bonded bond pads
US751822324 Aug 200114 Apr 2009Micron Technology, Inc.Semiconductor devices and semiconductor device assemblies including a nonconfluent spacer layer
US763314424 May 200615 Dec 2009Amkor Technology, Inc.Semiconductor package
US764563422 May 200812 Jan 2010Stats Chippac Ltd.Method of fabricating module having stacked chip scale semiconductor packages
US765237622 Sep 200826 Jan 2010Stats Chippac Ltd.Integrated circuit package system including stacked die
US765962028 Nov 20059 Feb 2010Infineon Technologies, AgIntegrated circuit package employing a flexible substrate
US767518017 Feb 20069 Mar 2010Amkor Technology, Inc.Stacked electronic component package having film-on-wire spacer
US768731510 Mar 200830 Mar 2010Stats Chippac Ltd.Stacked integrated circuit package system and method of manufacture therefor
US7691668 *19 Dec 20066 Apr 2010Spansion LlcMethod and apparatus for multi-chip packaging
US76922865 Aug 20086 Apr 2010Amkor Technology, Inc.Two-sided fan-out wafer escape package
US771443128 Nov 200611 May 2010Amkor Technology, Inc.Electronic component package comprising fan-out and fan-in traces
US77232106 Jun 200725 May 2010Amkor Technology, Inc.Direct-write wafer level chip scale package
US77504829 Feb 20066 Jul 2010Stats Chippac Ltd.Integrated circuit package system including zero fillet resin
US77681254 Jan 20063 Aug 2010Stats Chippac Ltd.Multi-chip package system
US784676822 Jul 20087 Dec 2010Micron Technology, Inc.Stacked die package for peripheral and center device pad layout device
US785510027 Mar 200821 Dec 2010Stats Chippac Ltd.Integrated circuit package system with an encapsulant cavity and method of fabrication thereof
US786372323 Dec 20084 Jan 2011Amkor Technology, Inc.Adhesive on wire stacked semiconductor package
US790266024 May 20068 Mar 2011Amkor Technology, Inc.Substrate for semiconductor device and manufacturing method thereof
US793259519 Mar 201026 Apr 2011Amkor Technology, Inc.Electronic component package comprising fan-out traces
US796899821 Jun 200628 Jun 2011Amkor Technology, Inc.Side leaded, bottom exposed pad and bottom exposed lead fusion quad flat semiconductor package
US79771632 Jul 200912 Jul 2011Amkor Technology, Inc.Embedded electronic component package fabrication method
US802192428 Sep 201020 Sep 2011Stats Chippac Ltd.Encapsulant cavity integrated circuit package system and method of fabrication thereof
US807208320 Jan 20106 Dec 2011Amkor Technology, Inc.Stacked electronic component package having film-on-wire spacer
US810145929 Apr 200424 Jan 2012Micron Technology, Inc.Methods for assembling semiconductor devices in stacked arrangements by positioning spacers therebetween
US811945518 Mar 201121 Feb 2012Amkor Technology, Inc.Wafer level package fabrication method
US812984928 Oct 20096 Mar 2012Amkor Technology, Inc.Method of making semiconductor package with adhering portion
US814372716 Nov 201027 Mar 2012Amkor Technology, Inc.Adhesive on wire stacked semiconductor package
US818858419 Mar 201029 May 2012Amkor Technology, Inc.Direct-write wafer level chip scale package
US823729015 Jan 20097 Aug 2012Micron Technology, Inc.Assemblies and multi-chip modules including stacked semiconductor dice having centrally located, wire bonded bond pads
US82586134 Aug 20034 Sep 2012Amkor Technology, Inc.Semiconductor memory card
US826932819 Nov 201018 Sep 2012Micron Technology, Inc.Stacked die package for peripheral and center device pad layout device
US829427627 May 201023 Oct 2012Amkor Technology, Inc.Semiconductor device and fabricating method thereof
US829886626 Jan 201230 Oct 2012Amkor Technology, Inc.Wafer level package and fabrication method
US830939719 Sep 201113 Nov 2012Stats Chippac Ltd.Integrated circuit packaging system with a component in an encapsulant cavity and method of fabrication thereof
US83245116 Apr 20104 Dec 2012Amkor Technology, Inc.Through via nub reveal method and structure
US83247169 Mar 20104 Dec 2012Spansion LlcMethod and apparatus for multi-chip packaging
US83901306 Jan 20115 Mar 2013Amkor Technology, Inc.Through via recessed reveal structure and method
US841058510 Mar 20062 Apr 2013Amkor Technology, Inc.Leadframe and semiconductor package made using the leadframe
US84405542 Aug 201014 May 2013Amkor Technology, Inc.Through via connected backside embedded circuit features structure and method
US848676426 Sep 201216 Jul 2013Amkor Technology, Inc.Wafer level package and fabrication method
US84874455 Oct 201016 Jul 2013Amkor Technology, Inc.Semiconductor device having through electrodes protruding from dielectric layer
US850154316 May 20126 Aug 2013Amkor Technology, Inc.Direct-write wafer level chip scale package
US855254829 Nov 20118 Oct 2013Amkor Technology, Inc.Conductive pad on protruding through electrode semiconductor device
US869163214 Jun 20138 Apr 2014Amkor Technology, Inc.Wafer level package and fabrication method
US8698304 *11 May 200715 Apr 2014Samsung Electronics Co., Ltd.Multi-chip package with spacer for blocking interchip heat transfer
US870434914 Feb 200622 Apr 2014Stats Chippac Ltd.Integrated circuit package system with exposed interconnects
US87106495 Sep 201329 Apr 2014Amkor Technology, Inc.Wafer level package and fabrication method
US87915013 Dec 201029 Jul 2014Amkor Technology, Inc.Integrated passive device structure and method
US87965615 Oct 20095 Aug 2014Amkor Technology, Inc.Fan out build up substrate stackable package and method
US885383629 Oct 20127 Oct 2014Amkor Technology, Inc.Integrated circuit package and method of making the same
US890099526 Jun 20132 Dec 2014Amkor Technology, Inc.Semiconductor device and manufacturing method thereof
US89373813 Dec 200920 Jan 2015Amkor Technology, Inc.Thin stackable package and method
US895252229 Apr 201410 Feb 2015Amkor Technology, Inc.Wafer level package and fabrication method
US896330127 Dec 201324 Feb 2015Amkor Technology, Inc.Integrated circuit package and method of making the same
US89815724 Sep 201317 Mar 2015Amkor Technology, Inc.Conductive pad on protruding through electrode semiconductor device
US904829829 Mar 20122 Jun 2015Amkor Technology, Inc.Backside warpage control structure and fabrication method
US905411730 Dec 20149 Jun 2015Amkor Technology, Inc.Wafer level package and fabrication method
US907064125 Jul 201230 Jun 2015Micron Technology, Inc.Methods for forming assemblies and multi-chip modules including stacked semiconductor dice
US908283331 Jan 201314 Jul 2015Amkor Technology, Inc.Through via recessed reveal structure and method
US912994329 Mar 20128 Sep 2015Amkor Technology, Inc.Embedded component package and fabrication method
US915967212 Apr 201313 Oct 2015Amkor Technology, Inc.Through via connected backside embedded circuit features structure and method
US92246768 Jan 201529 Dec 2015Amkor Technology, Inc.Integrated circuit package and method of making the same
US932461429 Oct 201226 Apr 2016Amkor Technology, Inc.Through via nub reveal method and structure
US936221010 Feb 20137 Jun 2016Amkor Technology, Inc.Leadframe and semiconductor package made using the leadframe
US94066459 Jun 20152 Aug 2016Amkor Technology, Inc.Wafer level package and fabrication method
US94313235 Feb 201530 Aug 2016Amkor Technology, Inc.Conductive pad on protruding through electrode
US946654521 Feb 200711 Oct 2016Amkor Technology, Inc.Semiconductor package in package
US96917347 Dec 200927 Jun 2017Amkor Technology, Inc.Method of forming a plurality of electronic component packages
US976812411 Sep 201619 Sep 2017Amkor Technology, Inc.Semiconductor package in package
US20020125556 *12 Dec 200112 Sep 2002Oh Kwang SeokStacking structure of semiconductor chips and semiconductor package using it
US20030006494 *28 Jun 20029 Jan 2003Lee Sang HoThin profile stackable semiconductor package and method for manufacturing
US20030038356 *24 Aug 200127 Feb 2003Derderian James MSemiconductor devices including stacking spacers thereon, assemblies including the semiconductor devices, and methods
US20030038357 *22 Aug 200227 Feb 2003Derderian James M.Spacer for semiconductor devices, semiconductor devices and assemblies including the spacer, and methods
US20030042615 *30 Aug 20016 Mar 2003Tongbi JiangStacked microelectronic devices and methods of fabricating same
US20030071362 *25 Apr 200217 Apr 2003Derderian James M.Assemblies including stacked semiconductor devices separated a distance defined by adhesive material interposed therebetween, packages including the assemblies, and methods
US20040007771 *20 Jun 200315 Jan 2004Amkor Technology, Inc.Semiconductor package and method for fabricating the smae
US20040036157 *23 Aug 200226 Feb 2004Salman AkramSemiconductor component with on board capacitor and method of fabrication
US20040061202 *27 Sep 20021 Apr 2004St Assembly Test Services Pte LtdLeadframe for die stacking applications and related die stacking concepts
US20040065905 *7 Oct 20038 Apr 2004Jong Sik PaekSemiconductor package and method for manufacturing the same
US20040065945 *15 Sep 20038 Apr 2004Smith Steven R.Semiconductor package having polymer members configured to provide selected package characteristics
US20040115865 *25 Nov 200317 Jun 2004Salman AkramMethod for fabricating semiconductor component with on board capacitor
US20040150086 *23 Jan 20045 Aug 2004Lee Tae HeonSemiconductor package having reduced thickness
US20040157375 *2 Feb 200412 Aug 2004Derderian James M.Methods for forming assemblies and packages that include stacked semiconductor devices separated a distance defined by adhesive material interposed therebetween
US20040200885 *29 Apr 200414 Oct 2004Derderian James MMethods for assembling semiconductor devices in stacked arrangements by positioning spacers therebetween
US20040259289 *18 Jun 200323 Dec 2004Medtronic, Inc.Method for forming a high-voltage/high-power die package
US20050026395 *2 Sep 20043 Feb 2005Micron Technology, Inc.Fabrication of stacked microelectronic devices
US20050026415 *2 Sep 20043 Feb 2005Micron Technology, Inc.Fabrication of stacked microelectronic devices
US20050082679 *23 Jul 200421 Apr 2005Infineon Technologies AgSemiconductor component and production method suitable therefor
US20050153480 *10 Jan 200514 Jul 2005Rohm Co., Ltd.Semiconductor device and method for making the same
US20060022323 *19 Aug 20042 Feb 2006Swee Seng Eric TAssemblies including stacked semiconductor dice having centrally located, wire bonded bond pads
US20060035408 *31 Aug 200516 Feb 2006Derderian James MMethods for designing spacers for use in stacking semiconductor devices or semiconductor device components
US20060046436 *27 Sep 20052 Mar 2006Shinji OhuchiManufacturing method of stack-type semiconductor device
US20060071315 *22 Nov 20056 Apr 2006Oh Kwang SMethod of forming a stacked semiconductor package
US20060076655 *28 Nov 200513 Apr 2006Fernandez Elstan AIntegrated circuit package employing a flexible substrate
US20060159947 *22 Mar 200620 Jul 2006Micron Technology, Inc.Fabrication of stacked microelectronic devices
US20060172510 *21 Mar 20063 Aug 2006Micron Technology, Inc.Fabrication of stacked microelectronic devices
US20060202319 *3 May 200614 Sep 2006Swee Seng Eric TAssemblies and multi-chip modules including stacked semiconductor dice having centrally located, wire bonded bond pads
US20060220209 *31 Mar 20065 Oct 2006Stats Chippac Ltd.Semiconductor stacked package assembly having exposed substrate surfaces on upper and lower sides
US20060246622 *9 Jun 20062 Nov 2006Kim Dalson Y SStacked die package for peripheral and center device pad layout device
US20070145548 *22 Dec 200328 Jun 2007Amkor Technology, Inc.Stack-type semiconductor package and manufacturing method thereof
US20070158809 *4 Jan 200612 Jul 2007Chow Seng GMulti-chip package system
US20070158833 *4 Jan 200612 Jul 2007Soo-San ParkIntegrated circuit package system including stacked die
US20070182018 *9 Feb 20069 Aug 2007Stats Chippac Ltd.Integrated circuit package system including zero fillet resin
US20080054433 *11 May 20076 Mar 2008Samsung Electronics Co., Ltd.Multi-chip package with spacer for blocking interchip heat transfer
US20080142942 *19 Dec 200619 Jun 2008Yong DuMethod and apparatus for multi-chip packaging
US20080179729 *27 Mar 200831 Jul 2008Il Kwon ShimEncapsulant cavity integrated circuit package system
US20080246129 *1 Apr 20089 Oct 2008Matsushita Electric Industrial Co., Ltd.Method of manufacturing semiconductor device and semiconductor device
US20080280396 *22 Jul 200813 Nov 2008Micron Technology, Inc.Stacked die package for peripheral and center device pad layout device
US20090091009 *3 Oct 20079 Apr 2009Corisis David JStackable integrated circuit package
US20090121338 *15 Jan 200914 May 2009Micron Technology, Inc.Assemblies and multi chip modules including stacked semiconductor dice having centrally located, wire bonded bond pads
US20090174054 *12 Jan 20099 Jul 2009Christian BlockModule with Flat Construction and Method for Placing Components
US20100164124 *9 Mar 20101 Jul 2010Yong DuMethod and apparatus for multi-chip packaging
US20110018084 *28 Sep 201027 Jan 2011Il Kwon ShimEncapsulant cavity integrated circuit package system and method of fabrication thereof
US20110062583 *19 Nov 201017 Mar 2011Micron Technology, Inc.Stacked die package for peripheral and center device pad layout device
US20110089564 *16 Nov 201021 Apr 2011Amkor Technology, Inc.Adhesive on wire stacked semiconductor package
USRE4006116 Jan 200312 Feb 2008Micron Technology, Inc.Multi-chip stacked devices
Legal Events
DateCodeEventDescription
9 Aug 2001FPAYFee payment
Year of fee payment: 8
21 Jan 2003ASAssignment
Owner name: MICRON TECHNOLOGY, INC., IDAHO
Free format text: MERGER;ASSIGNOR:MICRON SEMICONDUCTOR, INC.;REEL/FRAME:013684/0806
Effective date: 19941028
3 Aug 2005FPAYFee payment
Year of fee payment: 12
4 Jan 2010ASAssignment
Owner name: ROUND ROCK RESEARCH, LLC, NEW YORK
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416
Effective date: 20091223
Owner name: ROUND ROCK RESEARCH, LLC, NEW YORK
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416
Effective date: 20091223
Owner name: ROUND ROCK RESEARCH, LLC, NEW YORK
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416
Effective date: 20091223
Owner name: ROUND ROCK RESEARCH, LLC, NEW YORK
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416
Effective date: 20091223
Owner name: ROUND ROCK RESEARCH, LLC, NEW YORK
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416
Effective date: 20091223
Owner name: ROUND ROCK RESEARCH, LLC, NEW YORK
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416
Effective date: 20091223
Owner name: ROUND ROCK RESEARCH, LLC, NEW YORK
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416
Effective date: 20091223
Owner name: ROUND ROCK RESEARCH, LLC, NEW YORK
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416
Effective date: 20091223
Owner name: ROUND ROCK RESEARCH, LLC, NEW YORK
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416
Effective date: 20091223
Owner name: ROUND ROCK RESEARCH, LLC, NEW YORK
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416
Effective date: 20091223
Owner name: ROUND ROCK RESEARCH, LLC, NEW YORK
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416
Effective date: 20091223
Owner name: ROUND ROCK RESEARCH, LLC, NEW YORK
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416
Effective date: 20091223
Owner name: ROUND ROCK RESEARCH, LLC, NEW YORK
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416
Effective date: 20091223
Owner name: ROUND ROCK RESEARCH, LLC, NEW YORK
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416
Effective date: 20091223
Owner name: ROUND ROCK RESEARCH, LLC, NEW YORK
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416
Effective date: 20091223
Owner name: ROUND ROCK RESEARCH, LLC, NEW YORK
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416
Effective date: 20091223
Owner name: ROUND ROCK RESEARCH, LLC, NEW YORK
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416
Effective date: 20091223
Owner name: ROUND ROCK RESEARCH, LLC,NEW YORK
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416
Effective date: 20091223
Owner name: ROUND ROCK RESEARCH, LLC, NEW YORK
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416
Effective date: 20091223
Owner name: ROUND ROCK RESEARCH, LLC, NEW YORK
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416
Effective date: 20091223
Owner name: ROUND ROCK RESEARCH, LLC, NEW YORK
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416
Effective date: 20091223
Owner name: ROUND ROCK RESEARCH, LLC, NEW YORK
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416
Effective date: 20091223
Owner name: ROUND ROCK RESEARCH, LLC,NEW YORK
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416
Effective date: 20091223
Owner name: ROUND ROCK RESEARCH, LLC, NEW YORK
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416
Effective date: 20091223
Owner name: ROUND ROCK RESEARCH, LLC, NEW YORK
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416
Effective date: 20091223
Owner name: ROUND ROCK RESEARCH, LLC, NEW YORK
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416
Effective date: 20091223
Owner name: ROUND ROCK RESEARCH, LLC, NEW YORK
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416
Effective date: 20091223
Owner name: ROUND ROCK RESEARCH, LLC, NEW YORK
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416
Effective date: 20091223