USRE35827E - Surface field effect transistor with depressed source and/or drain areas for ULSI integrated devices - Google Patents

Surface field effect transistor with depressed source and/or drain areas for ULSI integrated devices Download PDF

Info

Publication number
USRE35827E
USRE35827E US08/575,846 US57584695A USRE35827E US RE35827 E USRE35827 E US RE35827E US 57584695 A US57584695 A US 57584695A US RE35827 E USRE35827 E US RE35827E
Authority
US
United States
Prior art keywords
iadd
iaddend
drain
source
region
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US08/575,846
Inventor
Fabio Gualandris
Aldo Maggis
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics SRL
Original Assignee
SGS Thomson Microelectronics SRL
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from IT8983621A external-priority patent/IT1235693B/en
Application filed by SGS Thomson Microelectronics SRL filed Critical SGS Thomson Microelectronics SRL
Priority to US08/575,846 priority Critical patent/USRE35827E/en
Application granted granted Critical
Publication of USRE35827E publication Critical patent/USRE35827E/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/0843—Source or drain regions of field-effect devices
    • H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate

Definitions

  • the present invention relates to a structure of integrated surface field effect transistors particularly suited for the fabrication of ultra large scale integration (ULSI) devices.
  • ULSI ultra large scale integration
  • a first technique requires a deep ion implantation in the channel region, known as "antipunchthrough” implantation, of impurities of the same polarity of those already present in the same channel region (e.g. in the monocrystalline silicon substrate in which the transistor is made, i.e.
  • DDD Double Diffused Drain
  • this objective is reached by means of a novel surface field effect transistor structure wherein, at least in an area corresponding to the drain region of the transistor, the surface of the semiconducting substrate is depressed relatively to the level of the surface of the semiconducting substrate in the respective gate area of the transistor.
  • This may be obtained by etching the monocrystalline silicon commonly constituting the semiconducting substrate in the drain area in order to lower the level of the surface of the substrate by a depth of between about 50 and about 500 nanometers (nm). Below 50 nm the beneficial effects are substantially lost while above 500 nm an . .eccessive.!. .Iadd.excessive .Iaddend.reduction of the gain may also be observed.
  • the respective area corresponding to the source region of the transistor is symmetrically lowered similarly to what is made in the drain area. This allows use of the same mask which is normally utilized in the standard fabrication process of these integrated devices without requiring an additional mask for singularly defining the drain areas.
  • the new structure makes it possible to back-off from the critical zone of the transistor the region of maximum electric field intensity, thus markedly reducing the corner and "pinch” effects caused by the gate dielectric layer (e.g. gate oxide) and effectively disabling the mechanism known as "gated-diode” behavior.
  • the distance between the multiplication zone of the charge carriers and the critical region of the transistor structure e.g. the channel region
  • the distance between the multiplication zone of the charge carriers and the critical region of the transistor structure is increased by a length which is at least several times the mean free path of the charge carriers thus permitting a greater degree of recombination of hot carriers which will no longer be available for injection in the dielectric gate layer.
  • the electric field orientation at the drain is advantageously modified and assumes a less favorable orientation to the injection mechanism of hot carriers in the gate oxide.
  • the lowering of the surface level of the drain region (and of the source region) with respect to the gate electrode has the effect of determining a certain "decoupling" of the source and drain junctions from the channel region of the transistor, however this effect which if not limited could heavily reduce the gain of the transistor, may be easily compensated by appropriate expedients, such as by rounding the bottom corner of the excavation produced in the silicon substrate and/or by implanting the side walls of the excavated silicon by inclining repeatedly the wafer with respect to the direction of the accelerated ion beam.
  • the process steps for fabricating a MOSFET structure in accordance with the present invention may be easily integrated in the flow sheet of a standard MOS fabrication process.
  • FIG. 1 schematically depicts the structure of a surface field effect transistor object of the present invention
  • FIG. 2 shows the structure of a surface field effect transistor of the invention according to a first alternative embodiment thereof
  • FIG. 3 schematically shows the structure of a surface field effect transistor of the invention according to a second alternative embodiment thereof;
  • FIG. 4 schematically shows the structure of a surface field transistor of the invention according to a third alternative embodiment thereof
  • FIGS. from 5 to 9 schematically depict the principal steps which characterize the fabrication process of the invention for the novel MOSFET structures shown in the preceding figures.
  • a "symmetric" integrated structure of a surface field effect transistor e.g. a typical MOSFET
  • the source and drain regions formed respectively on one side and on the other side of the gate structure of the transistor are shown symmetrically identical to each other being indistinctly formed through the same fabrication steps. It must be understood that the source and drain regions may also be formed distinctly one from the other and that, for the objectives of the invention, the semiconducting substrate may be excavated only in the drain region.
  • a MOSFET structure made in accordance with the invention comprises a gate electrode 1, isolated by a dielectric gate oxide layer 2 from the surface of a monocrystalline silicon substrate 5 having an electrical semiconductivity of a first type wherein the MOSFET structure is realized and which constitutes also the channel region of the transistor.
  • the surface of the monocrystalline silicon 5 has a level lower than the level of the surface of the silicon in the area of the channel region which is topped with the gate oxide 2 and the gate electrode 1.
  • the source and drain regions or junctions 4 are made by diffusing in the monocrystalline silicon substrate 5 atoms of a dopant capable of inducing in the silicon of the diffused regions 4 an electrical conductivity of a polarity opposite to the polarity of the channel region, i.e. of the silicon substrate 5.
  • the depression of the silicon surface in the drain area (and for symmetry also in the source area) of the transistor determines a definite backing-off of the zone having the greatest elastic field intensity, which corresponds to the edge of the junction region 4, from the gate oxide 2.
  • the distance between the multiplication zone and the channel zone of the transistor is increased by a length which corresponds positively to a multiple number of times the mean free path of charge carriers in silicon, which carriers because of recombination can hardly become available for injection in the gate oxide 2.
  • This beneficial aspect of the lowering of the silicon surface in the drain region with respect to the gate region (channel region) is even more marked by rounding the bottom corner of the excavation produced in the silicon as shown in FIG. 2.
  • the rounding of the bottom corner of the etched silicon determines an even more favorable profile of the drain and source junction regions 4 for further moving away the maximum electric field intensity zone from the channel region of the transistor (i.e. from the interface with the gate oxide layer 2).
  • FIG. 3 An alternative embodiment of the MOSFET structure of the invention is depicted in FIG. 3.
  • tapered oxide spacers 6 are formed on both sides of the gate electrode, according to a well known technique.
  • the spacers permit an implantation of the dopant for forming the drain and source junctions 4 in a self-alignment condition in respect of the preformed gate structure.
  • the transistor shown in FIG. 3 further embodies the so-called graduated drain doping technique (GDD) which consists in implanting the source and drain areas, defined by the oxide spacers 6, a first time with a certain dopant species having a certain diffusion coefficient in silicon, partially diffusing the implanted atoms (i.e.
  • GDD graduated drain doping technique
  • a MOSFET structure similar to the one depicted in FIG. 3, is provided further with a layer of silicide deposited on the silicon in the source and drain junction area and on the gate electrode 1 (commonly of polycrystalline silicon) in accordance with a well known technique. Also in this case also the lowering of the silicon surface level in the drain region respectively to the channel region of the transistor is decisive for improving the reliability characteristics of the integrated device.
  • the thickness of the gate oxide 2 will be comprised between 10 and 100 nanometers (nm).
  • the gate electrode 1 may be made with N + or P + doped polycrystalline silicon or with a multilayer formed by a first layer of polycrystalline silicon 1 and a second layer of silicide 8, as depicted in the embodiment shown in FIG. 4.
  • 4) may preferably be carried out by exposing the wafer of silicon to the impinging ion beam through varying angles of inclination of the wafer plane in order to obtain an implantation also in correspondence of the bottom corner of the depressions produced by etching in the silicon and also to some measure on the vertical walls of the etched depressions of the silicon substrate.
  • the level of the surface of the silicon in the drain area is preferably lowered by a depth comprised between about 50 and about 500 nanometers (nm) from the level of the surface of the silicon substrate in the gate area of the transistor.
  • the technique which may be used for excavating the silicon in the defined source and drain areas may be the same which is normally used for forming isolation trenches in silicon.
  • the structure of the MOSFET transistor of the invention which may be named "TRENCH MOSFET", is perfectly in integrable in the flow sheet of a common CMOS fabrication process.
  • the modified CMOS fabrication process of the invention may be exemplified through the series of FIGS. from 5 to 9.
  • a normal CMOS fabrication process may be followed without modifications as far as the oxidation treatment for forming the gate oxide layer of the integrated transistors, whether the latter belongs to a P-tub, N-tub or Twin-tub type.
  • a tub region 5' is formed by doping the silicon with impurities of an electrically opposite sign in respect to the impurities of the semiconducting silicon substrate 5.
  • a thermally grown field oxide 9 separates the active areas of the device.
  • a thin layer of gate oxide 2 is formed on the active areas after having optionally carried out on ion implantation for adjusting the threshold voltage and for opposing the so-called "punchthrough” phenomenon, according to known techniques.
  • a polycrystalline silicon layer 1 is deposited and is doped according to common practices and may optionally be covered with a silicide layer (not shown in the figures).
  • a photoresist mask 10 is formed and through the mask the superimposed layers of: silicide (where it is present), polycrystalline silicon 1 and gate oxide 2 are patterned by etching according to common techniques.
  • the modified process of the invention contemplates the etching of the monocrystalline silicon substrate 5 through the same mask used for defining the gate structure in order to form a depression 3 in the drain regions (and also in the source regions for the case depicted in the figure) having a depth which may be comprised between 50 and 500 nm.
  • the excavation of the silicon is desirably made only in the drain area of transistors, the relative source areas will be protected by means of an additional, purposely formed, photoresist mask.
  • oxide spacers 6 may be formed on the flanks of the gate structure of the transistors, according to anyone of the known techniques, as depicted in FIG. 7.
  • an annealing heat treatment in order to remove possible structural damages of the semiconductor crystal lattice which may have been produced by the etching of the monocrystalline silicon.
  • an annealing heat treatment at a temperature comprised between 550° and 650° C. for a period comprised between 3 and 6 hours in a nitrogen atmosphere is particularly effective.
  • the active areas (source and drain areas) of the transistors of the opposite polarity are implanted.
  • the ion implantation and the subsequent diffusion heat treatment may be repeated in order to form regions 7 and 4 having a graduated doping, wherein the more external region 7 has a relatively lower dopant concentration than the more heavily doped inner region 4.
  • the implantation and diffusion steps for forming the source and drain junctions are repeated, in a complementary manner for the transistors of said first polarity (complementary transistors), after having masked by means of another photoresist mask 10" the transistors of said opposite polarity already implanted.
  • the surface of the silicon substrate 5, in the exposed areas, is passivated by a re-oxidation of the silicon for a thickness of at least 50 nm, in accordance with well known techniques, and the fabrication process may proceed in a completely standard manner.
  • a surface field effect integrated transistor having the structure of the present invention may be used also for forming transistors either than MOSFET, i.e. wherein the gate dielectric layer is made with a material different from an oxide or wherein the gate electrode is made with a nonmetallic conducting material.
  • the field effect transistor structure of the invention may be used for masking unitary storage cells of the SRAM or DRAM type and may also be used for forming floating gate type memory cells such as EPROM, EEPROM and FLASH cells having peculiar write-in characteristics.

Abstract

A surface field effect integrated transistor has the surface of the silicon in the source and drain areas lowered by 50-500 nm in respect to the surface of the silicon underneath the gate electrode by etching the silicon substrate before forming the source and drain junctions.
The transistor is sturdy and reliable because of the backing-off of the multiplication zone of the charge carriers from the gate oxide by a distance greater than several times the mean free path of hot carriers, thus markedly reducing the number of hot carriers available for injection in the gate oxide.
The modified fabrication steps are readily integrable in a normal CMOS fabrication process.

Description

.Iadd.This application is a continuation of application Ser. No. 08/110,045, filed Aug. 20, 1993, and now abandoned, which is a reissue of application Ser. No. 07/518,070, filed May 2, 1990, U.S. Pat. No. 5,041,885.
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a structure of integrated surface field effect transistors particularly suited for the fabrication of ultra large scale integration (ULSI) devices.
2. Description of the Prior Art
The push to increase the density of integration of monolithically integrated semiconductor devices often forces the reduction of the size of single integrated devices without simultaneously being able to reduce supply voltages by a comparable scale factor. On the other hand also in ULSI devices certain characteristics of a surface field effect transistor cannot be traded off; namely:
(a) a sufficiently high gain under operating conditions;
(b) a "punchthrough" voltage higher than the maximum operating voltage and consequently a certain reduction of the leakage current under cut-off conditions;
(c) a positive shifting of possible "snap-back" phenomena beyond the so-called absolute maximum rating (AMR);
(d) sturdiness and stability of electrical characteristics (i.e. threshold voltage and gain) even after an injection of hot carriers (electrons or holes) in the gate oxide (or equivalent dielectric);
(e) preservation of a substantial integrity of the gate dielectric even after the injection of hot carriers or the . .occurence.!. .Iadd.occurrence .Iaddend.of electrostatic shocks (notably the effect of these phenomena is not normally evidenced by an immediate degradation of the electrical characteristics but eventually leads to a failure of the device after a certain period of operation).
As it is well known to the skilled technician and amply described in literature, the (a) requisite imposes a precise trimming of certain fabrication steps while, for satisfying the (b) requisite, two alternative techniques are known: a first technique requires a deep ion implantation in the channel region, known as "antipunchthrough" implantation, of impurities of the same polarity of those already present in the same channel region (e.g. in the monocrystalline silicon substrate in which the transistor is made, i.e. a P-type region for an N-channel transistor and an N-type region for a P-channel transistor) for locally increasing the impurity concentration; an alternative technique which is normally used in relatively advanced fabrication processes and which is also known as the Double Diffused Drain (DDD) technique, consists in confining the depletion region of the source and drain junctions (diffused regions) by means of an ion implantation of impurities of polarity opposite to the polarity of the impurities used for forming the diffused regions, i.e. the drain and source junction regions themselves.
The requisites (c), (d) and (e) are all directly or indirectly connected to the physical phenomenon known as "multiplication" (of charge carriers) which is originated by the following physical factors:
(1) presence of a strong electric field in the drain region which causes: the reaching of a "saturation" limit value of the mean velocity of carriers, impact ionization and a multiplication current in the drain junction;
(2) presence of a sharp bend of the drain junction and reduction of the thick of the gate dielectric in devices with a high level of integration which contribute to increase further the intensity of the electric field thus enhancing a so-called "gate-diode" . .behaviour.!. .Iadd.behavior.Iaddend.;
(3) proximity between intense electric field points in the silicon and the gate dielectric layer which favors the presence of hot carriers near the interface between the dielectric layer and the silicon;
(4) a peculiar orientation of the electric field at the drain junction, which becomes more evident under certain operating conditions of the transistor, which favors the trapping of hot carriers in critical zones for the degradation of the electrical characteristics or in any case which can be presumably damaging for the integrity of the dielectric oxide (e.g. underneath the base of the lateral oxide spacers formed on the flanks of the gate electrode).
In order for the integrated transistor to retain the above-mentioned requisites: (c), (d) and (e), different solutions are known such as: the drain extension technique (DE), the graduated drain doping technique (GDD) and the light drain doping technique (LDD). These techniques, through respectively different additional steps of the sequence of steps of the fabrication process, tend to "couple" the channel region of the transistor to the drain junction region (having a relatively high impurity concentration) through an intermediate region doped with impurities of the same type of the impurities of the drain region but having a concentration lower than the latter by at least one or two orders of magnitude. By comparison, the three known solutions cited above have well recognized relative advantages and drawbacks; however only the LDD technique may be practically implemented also in ULSI processes.
OBJECTIVE AND SUMMARY OF THE INVENTION
In view of this state of the art, it is an objective of the present invention to provide an integrated structure for a surface field effect transistor having characteristics capable of decisively producing a reduction of the current multiplication phenomenon in the drain junction, while being perfectly integrable in high level of integration or ULSI fabrication processes.
In accordance with the present invention this objective is reached by means of a novel surface field effect transistor structure wherein, at least in an area corresponding to the drain region of the transistor, the surface of the semiconducting substrate is depressed relatively to the level of the surface of the semiconducting substrate in the respective gate area of the transistor. This may be obtained by etching the monocrystalline silicon commonly constituting the semiconducting substrate in the drain area in order to lower the level of the surface of the substrate by a depth of between about 50 and about 500 nanometers (nm). Below 50 nm the beneficial effects are substantially lost while above 500 nm an . .eccessive.!. .Iadd.excessive .Iaddend.reduction of the gain may also be observed. According to an embodiment of the invention, also the respective area corresponding to the source region of the transistor is symmetrically lowered similarly to what is made in the drain area. This allows use of the same mask which is normally utilized in the standard fabrication process of these integrated devices without requiring an additional mask for singularly defining the drain areas.
Essentially the new structure makes it possible to back-off from the critical zone of the transistor the region of maximum electric field intensity, thus markedly reducing the corner and "pinch" effects caused by the gate dielectric layer (e.g. gate oxide) and effectively disabling the mechanism known as "gated-diode" behavior. Furthermore the distance between the multiplication zone of the charge carriers and the critical region of the transistor structure (e.g. the channel region) is increased by a length which is at least several times the mean free path of the charge carriers thus permitting a greater degree of recombination of hot carriers which will no longer be available for injection in the dielectric gate layer.
As a consequence of the depression of the drain region with respect to the gate electrode, the electric field orientation at the drain is advantageously modified and assumes a less favorable orientation to the injection mechanism of hot carriers in the gate oxide.
Naturally the lowering of the surface level of the drain region (and of the source region) with respect to the gate electrode has the effect of determining a certain "decoupling" of the source and drain junctions from the channel region of the transistor, however this effect which if not limited could heavily reduce the gain of the transistor, may be easily compensated by appropriate expedients, such as by rounding the bottom corner of the excavation produced in the silicon substrate and/or by implanting the side walls of the excavated silicon by inclining repeatedly the wafer with respect to the direction of the accelerated ion beam.
The process steps for fabricating a MOSFET structure in accordance with the present invention may be easily integrated in the flow sheet of a standard MOS fabrication process.
BRIEF DESCRIPTION OF THE DRAWINGS
The characteristics ad advantages of the present invention will become more evident through the following detailed description of an embodiment thereof, illustrated herein for a nonlimitative exemplification purpose in the appended drawings. wherein:
FIG. 1 schematically depicts the structure of a surface field effect transistor object of the present invention;
FIG. 2 shows the structure of a surface field effect transistor of the invention according to a first alternative embodiment thereof;
FIG. 3 schematically shows the structure of a surface field effect transistor of the invention according to a second alternative embodiment thereof;
FIG. 4 schematically shows the structure of a surface field transistor of the invention according to a third alternative embodiment thereof;
FIGS. from 5 to 9 schematically depict the principal steps which characterize the fabrication process of the invention for the novel MOSFET structures shown in the preceding figures.
In all the figures, a "symmetric" integrated structure of a surface field effect transistor, e.g. a typical MOSFET, is depicted. As customary in the state of the art, the source and drain regions, formed respectively on one side and on the other side of the gate structure of the transistor are shown symmetrically identical to each other being indistinctly formed through the same fabrication steps. It must be understood that the source and drain regions may also be formed distinctly one from the other and that, for the objectives of the invention, the semiconducting substrate may be excavated only in the drain region.
DESCRIPTION OF THE PREFERRED EMBODIMENTS
In a first embodiment schematically depicted in FIG. 1, a MOSFET structure made in accordance with the invention comprises a gate electrode 1, isolated by a dielectric gate oxide layer 2 from the surface of a monocrystalline silicon substrate 5 having an electrical semiconductivity of a first type wherein the MOSFET structure is realized and which constitutes also the channel region of the transistor. On the source and drain areas 3, respectively on one side and on the other side of the gate electrode 1, the surface of the monocrystalline silicon 5 has a level lower than the level of the surface of the silicon in the area of the channel region which is topped with the gate oxide 2 and the gate electrode 1. The source and drain regions or junctions 4 are made by diffusing in the monocrystalline silicon substrate 5 atoms of a dopant capable of inducing in the silicon of the diffused regions 4 an electrical conductivity of a polarity opposite to the polarity of the channel region, i.e. of the silicon substrate 5.
As it is easily observed in FIG. 1, the depression of the silicon surface in the drain area (and for symmetry also in the source area) of the transistor determines a definite backing-off of the zone having the greatest elastic field intensity, which corresponds to the edge of the junction region 4, from the gate oxide 2. In this way the distance between the multiplication zone and the channel zone of the transistor is increased by a length which corresponds positively to a multiple number of times the mean free path of charge carriers in silicon, which carriers because of recombination can hardly become available for injection in the gate oxide 2.
This beneficial aspect of the lowering of the silicon surface in the drain region with respect to the gate region (channel region) is even more marked by rounding the bottom corner of the excavation produced in the silicon as shown in FIG. 2. The rounding of the bottom corner of the etched silicon determines an even more favorable profile of the drain and source junction regions 4 for further moving away the maximum electric field intensity zone from the channel region of the transistor (i.e. from the interface with the gate oxide layer 2).
An alternative embodiment of the MOSFET structure of the invention is depicted in FIG. 3. In this embodiment, tapered oxide spacers 6 are formed on both sides of the gate electrode, according to a well known technique. The spacers permit an implantation of the dopant for forming the drain and source junctions 4 in a self-alignment condition in respect of the preformed gate structure. The transistor shown in FIG. 3 further embodies the so-called graduated drain doping technique (GDD) which consists in implanting the source and drain areas, defined by the oxide spacers 6, a first time with a certain dopant species having a certain diffusion coefficient in silicon, partially diffusing the implanted atoms (i.e. Boron-BF2 or Arsenic-Phorphorous) and implanting a second time the same areas with the same dopant species or with different dopant species of the same polarity but having a diffusion coefficient in silicon lower than the first implanted species (i.e. arsenic on areas previously implanted with phosphorus) and further proceeding to a diffusion heat treatment. These well known techniques determine the formation of regions 7, doped substantially either with only the dopant of said first species having a high diffusivity or with a reduced concentration determined solely by the charge implanted during said first implantation and of inner regions 4 heavily doped with dopants of the same polarity of both species or with a "summed" concentration. Also in this case a decisive effect of the backing-off of to points of more intense electric field, due to the lowering of the silicon level in the drain area in respect to the silicon level of the channel region of the transistor, adds to the known beneficial effects of graduating the doping of the drain region (and optionally also of the source region for symmetry of fabrication).
In FIG. 4, a MOSFET structure similar to the one depicted in FIG. 3, is provided further with a layer of silicide deposited on the silicon in the source and drain junction area and on the gate electrode 1 (commonly of polycrystalline silicon) in accordance with a well known technique. Also in this case also the lowering of the silicon surface level in the drain region respectively to the channel region of the transistor is decisive for improving the reliability characteristics of the integrated device.
Generally the thickness of the gate oxide 2 will be comprised between 10 and 100 nanometers (nm). The gate electrode 1 may be made with N+ or P+ doped polycrystalline silicon or with a multilayer formed by a first layer of polycrystalline silicon 1 and a second layer of silicide 8, as depicted in the embodiment shown in FIG. 4. The implantation of dopants for forming the source and drain junctions 4 (or 4 and 7, respectively, in the case of the structure depicted in FIG. 4) may preferably be carried out by exposing the wafer of silicon to the impinging ion beam through varying angles of inclination of the wafer plane in order to obtain an implantation also in correspondence of the bottom corner of the depressions produced by etching in the silicon and also to some measure on the vertical walls of the etched depressions of the silicon substrate.
The level of the surface of the silicon in the drain area is preferably lowered by a depth comprised between about 50 and about 500 nanometers (nm) from the level of the surface of the silicon substrate in the gate area of the transistor. The technique which may be used for excavating the silicon in the defined source and drain areas may be the same which is normally used for forming isolation trenches in silicon.
The structure of the MOSFET transistor of the invention which may be named "TRENCH MOSFET", is perfectly in integrable in the flow sheet of a common CMOS fabrication process. The modified CMOS fabrication process of the invention may be exemplified through the series of FIGS. from 5 to 9.
A normal CMOS fabrication process may be followed without modifications as far as the oxidation treatment for forming the gate oxide layer of the integrated transistors, whether the latter belongs to a P-tub, N-tub or Twin-tub type.
As shown in FIG. 5, in a monocrystalline silicon substrate 5 a tub region 5' is formed by doping the silicon with impurities of an electrically opposite sign in respect to the impurities of the semiconducting silicon substrate 5. A thermally grown field oxide 9 separates the active areas of the device. A thin layer of gate oxide 2 is formed on the active areas after having optionally carried out on ion implantation for adjusting the threshold voltage and for opposing the so-called "punchthrough" phenomenon, according to known techniques. After, a polycrystalline silicon layer 1 is deposited and is doped according to common practices and may optionally be covered with a silicide layer (not shown in the figures). A photoresist mask 10 is formed and through the mask the superimposed layers of: silicide (where it is present), polycrystalline silicon 1 and gate oxide 2 are patterned by etching according to common techniques.
At this point the modified process of the invention contemplates the etching of the monocrystalline silicon substrate 5 through the same mask used for defining the gate structure in order to form a depression 3 in the drain regions (and also in the source regions for the case depicted in the figure) having a depth which may be comprised between 50 and 500 nm. Of course, where the excavation of the silicon is desirably made only in the drain area of transistors, the relative source areas will be protected by means of an additional, purposely formed, photoresist mask.
At this point, according to a preferred embodiment of the invention, oxide spacers 6 may be formed on the flanks of the gate structure of the transistors, according to anyone of the known techniques, as depicted in FIG. 7. In any case, whether the formation of spacers 6 is contemplated or not, it is preferable to carry out an annealing heat treatment in order to remove possible structural damages of the semiconductor crystal lattice which may have been produced by the etching of the monocrystalline silicon. For instance, an annealing heat treatment at a temperature comprised between 550° and 650° C. for a period comprised between 3 and 6 hours in a nitrogen atmosphere, according to what is taught in the prior U.S. patent application Ser. No. 07/359,963 of the same assignee, is particularly effective.
As shown in FIG. 8, after having formed a new photoresist mask 10' for protecting the active areas of the transistors of a first polarity, the active areas (source and drain areas) of the transistors of the opposite polarity are implanted. As in the embodiment schematically depicted in FIG. 8, the ion implantation and the subsequent diffusion heat treatment may be repeated in order to form regions 7 and 4 having a graduated doping, wherein the more external region 7 has a relatively lower dopant concentration than the more heavily doped inner region 4.
As shown in FIG, 9, the implantation and diffusion steps for forming the source and drain junctions are repeated, in a complementary manner for the transistors of said first polarity (complementary transistors), after having masked by means of another photoresist mask 10" the transistors of said opposite polarity already implanted.
The surface of the silicon substrate 5, in the exposed areas, is passivated by a re-oxidation of the silicon for a thickness of at least 50 nm, in accordance with well known techniques, and the fabrication process may proceed in a completely standard manner.
As is evident to the skilled technician, a surface field effect integrated transistor having the structure of the present invention, may be used also for forming transistors either than MOSFET, i.e. wherein the gate dielectric layer is made with a material different from an oxide or wherein the gate electrode is made with a nonmetallic conducting material.
The field effect transistor structure of the invention may be used for masking unitary storage cells of the SRAM or DRAM type and may also be used for forming floating gate type memory cells such as EPROM, EEPROM and FLASH cells having peculiar write-in characteristics.

Claims (7)

What we claim is:
1. A . .surface.!. field effect . .integrated.!. transistor .Iadd.structure, comprising: .Iaddend.
. .formed in.!. a semiconducting substrate having a . .surface.!. region.Iadd., near a first surface thereof, .Iaddend.with an electrical conductivity of a first type.Iadd.; .Iaddend.
. .constituting.!. a channel region . .of the transistor.!. .Iadd.within said substrate.Iaddend., . .which.!. .Iadd.said .Iaddend.channel region . .is.!. .Iadd.being .Iaddend.confined from one side by a source region and from an opposite side by a drain region, both .Iadd.said source region and said drain region .Iaddend.having a .Iadd.second .Iaddend.conductivity . .of.!. .Iadd.type .Iaddend.opposite .Iadd.to said first .Iaddend.type.Iadd., and said drain region having a graded diffusion boundary, corresponding to multiple diffusions within said drain region with dopants of said second type, adjacent said channel; .Iaddend.
. .in respect to said channel region and being formed by implanting and diffusing a dopant in the semiconductor through respective drain and source areas of the surface of said semiconducting substrate,.!. said channel region being topped with a gate electrode formed above . .the.!. .Iadd.said .Iaddend.semiconducting substrate and electrically isolated therefrom by a dielectric gate layer. .,.!..Iadd.; .Iaddend.
said source and .Iadd.said .Iaddend.drain regions being electrically contacted through contacts between the semiconducting substrate and a conducting material deposited . .on said respective areas.!. .Iadd.thereon.Iaddend.,
wherein the surface of the semiconducting substrate . .in the area of.!. .Iadd.over .Iaddend.said drain region has a level lower than the level of the surface of the semiconducting substrate in the area of said channel region . .which is topped with.!. .Iadd.under .Iaddend.said dielectric gate layer and said gate electrode, the difference between the levels of the surface of the semiconducting substrate in the gate area and in the drain area being between 50 and 500 nanometers.
2. The transistor according to claim 1, wherein said semiconducting substrate is excavated in said drain area.Iadd., but not in said source area, .Iaddend.to provide said difference between the levels of the surface of the semiconducting substrate in the gate area and . .in the.!. .Iadd.over said .Iaddend.drain . .area.!. .Iadd.region.Iaddend..
3. The transistor according to claim 1, wherein the surface of the . .semi-conducting.!. .Iadd.semiconducting .Iaddend.substrate is . .similarly.!. lowered .Iadd.not only over said drain region, but .Iaddend.also . .in the.!. .Iadd.over said .Iaddend.source . .area of the transistor beside in the drain area thereof.!. .Iadd.region.Iaddend..
4. The transistor according to claim 3, wherein spacers in the form of tapered appendices of a dielectric material are present on opposite sides of said gate electrode and of said dielectric gate layer and of . .the.!. .Iadd.a .Iaddend.vertical wall of the semiconducting substrate . .whose surface in the.!. .Iadd.laterally adjoining the surfaces of said .Iaddend.drain and source . .areas confining on opposite sides said gate area.!. .Iadd.regions.Iaddend.; . .is lower than in the gate area the implantation of said dopant for forming.!. said drain and source regions . .taking place through apertures.!. .Iadd.having lateral boundaries at least partially .Iaddend.defined, near . .the.!. .Iadd.said .Iaddend.gate area, by said spacers of dielectric material.
5. The transistor according to claim 4, wherein said drain and source regions .Iadd.each .Iaddend.comprise a first region having a concentration of dopant atoms markedly lower than the concentration of dopant atoms of a second inner region contained within said first region.
6. The transistor of claim 1 wherein said drain region is rounded at its bottom corner. .Iadd.7. The transistor of claim 1, wherein said source and drain regions are mutually symmetrical. .Iaddend..Iadd.8. The transistor of claim 1, wherein said source and drain regions each comprise two different dopant species with different diffusivities. .Iaddend..Iadd.9. An integrated circuit insulated gate field effect transistor structure, comprising:
a body of semiconductor material;
source and drain diffusions of a first conductivity type at said first surface of said body, said source and drain regions defining a channel region of a second conductivity type therebetween, said second conductivity type being different from said first conductivity type:
a gate structure overlying said first surface above said channel region, and capacitively coupled to said channel region through a thin gate oxide layer;
wherein said first surface of said body is recessed over said drain region, to a depth of between 50 and 500 nanometers below the level of said first surface under said gate structure;
and wherein said drain comprises two different dopant species of the same
type having different diffusivities. .Iaddend..Iadd.10. The transistor of claim 9, wherein said source and drain regions are mutually symmetrical. .Iaddend..Iadd.11. The structure of claim 9, wherein said common conductivity type is N-type. .Iaddend..Iadd.12. The structure of claim 9, wherein said semiconductor material comprises silicon, and said source and drain regions each comprise silicide cladding at a respective surface thereof. .Iaddend..Iadd.13. The structure of claim 9, wherein said first surface is radiused near the boundary between said drain region and said channel region. .Iaddend..Iadd.14. The structure of claim 9, wherein said gate structure comprises polycrystalline silicon. .Iaddend..Iadd.15. The structure of claim 9, wherein said gate structure comprises polycrystalline silicon overlaid with silicide cladding at a surface thereof. .Iaddend..Iadd.16. An integrated circuit insulated gate field effect transistor structure, comprising:
a body of semiconductor material;
source and drain diffusions of a first conductivity type at said first surface of said body, said source and drain regions defining a channel region of a second conductivity type therebetween, said second conductivity type being different from said first conductivity type;
a gate structure overlying said first surface above said channel region, and capacitively coupled to said channel region through a thin gate oxide layer; said gate structure comprising a dielectric sidewall spacer on the sidewall of said gate structure adjacent to said drain diffusion;
wherein said first surface of said body is recessed over said drain region, to a depth of between 50 and 500 nanometers below the level of said first surface under said gate structure, and wherein said spacer extends down below the rest of said gate structure, to said first surface over said drain diffusion;
wherein said drain has a graded diffusion boundary, corresponding to multiple diffusions with dopants of said second type, adjacent said channel. .Iaddend..Iadd.17. The structure of claim 16, wherein said common conductivity type is N-type. .Iaddend..Iadd.18. The surface of claim 16, wherein said source and drain regions each comprise two different dopant species with different diffusivities. .Iaddend..Iadd.19. The structure of claim 16, wherein said semiconductor material comprises silicon, and said source and drain regions each comprise silicide cladding at a respective surface thereof. .Iaddend..Iadd.20. The structure of claim 16, wherein said first surface is radiused near the boundary between said drain region and said channel region. .Iaddend..Iadd.21. The structure of claim 16, wherein said gate structure comprises polycrystalline silicon. .Iaddend..Iadd.22. The structure of claim 16, wherein said gate structure comprises polycrystalline silicon overlaid with silicide cladding at a surface thereof. .Iaddend.
US08/575,846 1989-05-02 1995-12-21 Surface field effect transistor with depressed source and/or drain areas for ULSI integrated devices Expired - Lifetime USRE35827E (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US08/575,846 USRE35827E (en) 1989-05-02 1995-12-21 Surface field effect transistor with depressed source and/or drain areas for ULSI integrated devices

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
IT83621A/89 1989-05-02
IT8983621A IT1235693B (en) 1989-05-02 1989-05-02 SURFACE FIELD EFFECT TRANSISTOR WITH SOURCE REGION AND / OR DRAIN EXCAVATED FOR ULSI DEVICES.
US07/518,070 US5041885A (en) 1989-05-02 1990-05-02 Surface field effect transistor with depressed source and/or drain areas for ULSI integrated devices
US11004593A 1993-08-20 1993-08-20
US08/575,846 USRE35827E (en) 1989-05-02 1995-12-21 Surface field effect transistor with depressed source and/or drain areas for ULSI integrated devices

Related Parent Applications (2)

Application Number Title Priority Date Filing Date
US07/518,070 Reissue US5041885A (en) 1989-05-02 1990-05-02 Surface field effect transistor with depressed source and/or drain areas for ULSI integrated devices
US11004593A Continuation 1989-05-02 1993-08-20

Publications (1)

Publication Number Publication Date
USRE35827E true USRE35827E (en) 1998-06-23

Family

ID=27273859

Family Applications (1)

Application Number Title Priority Date Filing Date
US08/575,846 Expired - Lifetime USRE35827E (en) 1989-05-02 1995-12-21 Surface field effect transistor with depressed source and/or drain areas for ULSI integrated devices

Country Status (1)

Country Link
US (1) USRE35827E (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030132896A1 (en) * 2001-11-21 2003-07-17 Seiko Epson Corporation Active matrix substrate, electro-optical device, and electronic device
US6727168B2 (en) 2001-10-24 2004-04-27 Micron Technology, Inc. Method of forming local interconnects
US20050110072A1 (en) * 2003-08-01 2005-05-26 Brask Justin K. Precise patterning of high-K films

Citations (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3936857A (en) * 1973-07-02 1976-02-03 Nippon Electric Company Limited Insulated gate field effect transistor having high transconductance
JPS5362985A (en) * 1976-11-18 1978-06-05 Toshiba Corp Mis type field effect transistor and its production
GB2011170A (en) * 1977-12-21 1979-07-04 Tektronix Inc Narrow channel mos devices and method of manufacturing
US4214359A (en) * 1978-12-07 1980-07-29 Bell Telephone Laboratories, Incorporated MOS Devices having buried terminal zones under local oxide regions
JPS57133675A (en) * 1981-02-12 1982-08-18 Pioneer Electronic Corp Analog switch device
JPS58171863A (en) * 1982-03-31 1983-10-08 Fujitsu Ltd Semiconductor device
US4519849A (en) * 1980-10-14 1985-05-28 Intel Corporation Method of making EPROM cell with reduced programming voltage
US4625388A (en) * 1982-04-26 1986-12-02 Acrian, Inc. Method of fabricating mesa MOSFET using overhang mask and resulting structure
US4780424A (en) * 1987-09-28 1988-10-25 Intel Corporation Process for fabricating electrically alterable floating gate memory devices
US4859620A (en) * 1985-04-12 1989-08-22 General Electric Company Graded extended drain concept for reduced hot electron effect
US4892840A (en) * 1986-03-27 1990-01-09 Texas Instruments Incorporated EPROM with increased floating gate/control gate coupling
US4907048A (en) * 1987-11-23 1990-03-06 Xerox Corporation Double implanted LDD transistor self-aligned with gate
US4935789A (en) * 1985-02-19 1990-06-19 Eaton Corporation Buried channel FET with lateral growth over amorphous region
US4949136A (en) * 1988-06-09 1990-08-14 University Of Connecticut Submicron lightly doped field effect transistors
US4985744A (en) * 1988-01-29 1991-01-15 Texas Instruments Incorporated Method for forming a recessed contact bipolar transistor and field effect transistor
US5077230A (en) * 1990-08-03 1991-12-31 Intel Corporation Method for improving erase characteristics of buried bit line flash EPROM devices by use of a thin nitride layer formed during field oxide growth
US5102814A (en) * 1990-11-02 1992-04-07 Intel Corporation Method for improving device scalability of buried bit line flash EPROM devices having short reoxidation beaks and shallower junctions

Patent Citations (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3936857A (en) * 1973-07-02 1976-02-03 Nippon Electric Company Limited Insulated gate field effect transistor having high transconductance
JPS5362985A (en) * 1976-11-18 1978-06-05 Toshiba Corp Mis type field effect transistor and its production
US4167745A (en) * 1976-11-18 1979-09-11 Tokyo Shibaura Electric Co., Ltd. MIS-type field effect transistor and method of producing the same
GB2011170A (en) * 1977-12-21 1979-07-04 Tektronix Inc Narrow channel mos devices and method of manufacturing
US4214359A (en) * 1978-12-07 1980-07-29 Bell Telephone Laboratories, Incorporated MOS Devices having buried terminal zones under local oxide regions
US4519849A (en) * 1980-10-14 1985-05-28 Intel Corporation Method of making EPROM cell with reduced programming voltage
JPS57133675A (en) * 1981-02-12 1982-08-18 Pioneer Electronic Corp Analog switch device
JPS58171863A (en) * 1982-03-31 1983-10-08 Fujitsu Ltd Semiconductor device
US4625388A (en) * 1982-04-26 1986-12-02 Acrian, Inc. Method of fabricating mesa MOSFET using overhang mask and resulting structure
US4935789A (en) * 1985-02-19 1990-06-19 Eaton Corporation Buried channel FET with lateral growth over amorphous region
US4859620A (en) * 1985-04-12 1989-08-22 General Electric Company Graded extended drain concept for reduced hot electron effect
US4892840A (en) * 1986-03-27 1990-01-09 Texas Instruments Incorporated EPROM with increased floating gate/control gate coupling
US4780424A (en) * 1987-09-28 1988-10-25 Intel Corporation Process for fabricating electrically alterable floating gate memory devices
US4907048A (en) * 1987-11-23 1990-03-06 Xerox Corporation Double implanted LDD transistor self-aligned with gate
US4985744A (en) * 1988-01-29 1991-01-15 Texas Instruments Incorporated Method for forming a recessed contact bipolar transistor and field effect transistor
US4949136A (en) * 1988-06-09 1990-08-14 University Of Connecticut Submicron lightly doped field effect transistors
US5077230A (en) * 1990-08-03 1991-12-31 Intel Corporation Method for improving erase characteristics of buried bit line flash EPROM devices by use of a thin nitride layer formed during field oxide growth
US5102814A (en) * 1990-11-02 1992-04-07 Intel Corporation Method for improving device scalability of buried bit line flash EPROM devices having short reoxidation beaks and shallower junctions

Non-Patent Citations (6)

* Cited by examiner, † Cited by third party
Title
Chakravasti et al., "Double-Difused Metal-Oxide Silicon FET," IBM Technical Disclosure Bulletin, vol. 19, No. 4, Sep. 1976, pp. 1162-1163.
Chakravasti et al., Double Difused Metal Oxide Silicon FET, IBM Technical Disclosure Bulletin, vol. 19, No. 4, Sep. 1976, pp. 1162 1163. *
Hussein I. Hanafi, Device Advantage of Dl LDD/LDD MOSFET over DD MOSFET, pp. 13 16. *
Hussein I. Hanafi, Device Advantage of Dl-LDD/LDD MOSFET over DD MOSFET, pp. 13-16.
S.M. Sze, VLSI Technology "VLSI Process Integration", pp. 481-483 Second Edition.
S.M. Sze, VLSI Technology VLSI Process Integration , pp. 481 483 Second Edition. *

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6727168B2 (en) 2001-10-24 2004-04-27 Micron Technology, Inc. Method of forming local interconnects
US6911702B2 (en) * 2001-10-24 2005-06-28 Micron Technology, Inc. Integrated circuitry
US20030132896A1 (en) * 2001-11-21 2003-07-17 Seiko Epson Corporation Active matrix substrate, electro-optical device, and electronic device
US20060250333A1 (en) * 2001-11-21 2006-11-09 Seiko Epson Corporation Active matrix substrate, electro-optical device, and electronic device
US20060267887A1 (en) * 2001-11-21 2006-11-30 Seiko Epson Corporation Active matrix substrate, electro-optical device, and electronic device
US7483001B2 (en) * 2001-11-21 2009-01-27 Seiko Epson Corporation Active matrix substrate, electro-optical device, and electronic device
US20110042692A1 (en) * 2001-11-21 2011-02-24 Seiko Epson Corporation Active matrix substrate, electro-optical device, and electronic device
US7982692B2 (en) 2001-11-21 2011-07-19 Seiko Epson Corporation Active matrix substrate, electro-optical device, and electronic device
US8294637B2 (en) 2001-11-21 2012-10-23 Seiko Epson Corporation Active matrix substrate, electro-optical device, and electronic device
US8525760B2 (en) 2001-11-21 2013-09-03 Seiko Epson Corporation Active matrix substrate, electro-optical device, and electronic device
US20050110072A1 (en) * 2003-08-01 2005-05-26 Brask Justin K. Precise patterning of high-K films

Similar Documents

Publication Publication Date Title
US5041885A (en) Surface field effect transistor with depressed source and/or drain areas for ULSI integrated devices
US5160491A (en) Method of making a vertical MOS transistor
US4033026A (en) High density/high speed MOS process and device
US5016067A (en) Vertical MOS transistor
US4052229A (en) Process for preparing a substrate for mos devices of different thresholds
US4745079A (en) Method for fabricating MOS transistors having gates with different work functions
US5548143A (en) Metal oxide semiconductor transistor and a method for manufacturing the same
US4062699A (en) Method for fabricating diffusion self-aligned short channel MOS device
US5315144A (en) Reduction of bipolar gain and improvement in snap-back sustaining voltage in SOI field effect transistor
EP0164449B1 (en) Process for producing a semiconductor integrated circuit device including a misfet
EP0419128B1 (en) Silicon MOSFET doped with germanium to increase lifetime of operation
US4466171A (en) Method of manufacturing a semiconductor device utilizing outdiffusion to convert an epitaxial layer
US8120109B2 (en) Low dose super deep source/drain implant
US4252574A (en) Low leakage N-channel SOS transistors and method of making them
US4001048A (en) Method of making metal oxide semiconductor structures using ion implantation
US4970173A (en) Method of making high voltage vertical field effect transistor with improved safe operating area
KR0159141B1 (en) Semiconductor device having a plurality of impurity layers and manufacturing method thereof
US4713329A (en) Well mask for CMOS process
US20020050618A1 (en) Semiconductor device and manufacturing method thereof
US6855618B2 (en) Radiation hardened semiconductor device
USRE35827E (en) Surface field effect transistor with depressed source and/or drain areas for ULSI integrated devices
US4350991A (en) Narrow channel length MOS field effect transistor with field protection region for reduced source-to-substrate capacitance
US5208168A (en) Semiconductor device having punch-through protected buried contacts and method for making the same
US4343079A (en) Self-registering method of manufacturing an insulated gate field-effect transistor
JPS62265765A (en) Semiconductor device and manufacture thereof

Legal Events

Date Code Title Description
FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12