US9065453B2 - Signal distribution networks and related methods - Google Patents
Signal distribution networks and related methods Download PDFInfo
- Publication number
- US9065453B2 US9065453B2 US14/089,094 US201314089094A US9065453B2 US 9065453 B2 US9065453 B2 US 9065453B2 US 201314089094 A US201314089094 A US 201314089094A US 9065453 B2 US9065453 B2 US 9065453B2
- Authority
- US
- United States
- Prior art keywords
- clock
- distribution network
- clock signal
- phase
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/093—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/10—Distribution of clock signals, e.g. skew
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/0802—Details of the phase-locked loop the loop being adapted for reducing power consumption
Definitions
- This disclosure relates to electronic circuits, and more particularly, to signal distribution networks and related methods.
- clock distribution networks to distribute clock signals to a multitude of circuit components on the die.
- Many techniques for distributing high frequency clock signals in an integrated circuit generate clock skew.
- FIG. 1A illustrates an example of the clock skew that a typical prior art clock distribution network generates in a clock signal transmitted through the network.
- the phase of the clock signal can become significantly offset relative to its starting phase.
- the phase of the clock signal becomes offset by 200° from its starting phase.
- the horizontal axes represent the length of the clock network.
- a delay-locked loop can be coupled to a clock distribution network to reduce the clock skew and to reduce voltage amplitude variations in a clock signal.
- a conventional delay-locked loop uses several delay circuits to generate an output clock signal. The delay circuits consume power and add power supply induced jitter into the output clock signal.
- FIG. 1B illustrates an example of the variations in the voltage amplitude of a clock signal transmitted through a typical prior art clock distribution network.
- the voltage amplitude of the clock signal attenuates along the length of the clock distribution network.
- the clock distribution networks are terminated.
- clock distribution network designs such as H-tree and meshed clock networks
- many clock distribution networks, such as H-tree clock networks can be laid out on an integrated circuit in only one configuration or in only a limited number of configurations.
- FIG. 1A illustrates an example of the clock skew that a typical prior art clock distribution network generates in a clock signal transmitted through the network.
- FIG. 1B illustrates an example of the variations in the voltage amplitude of a clock signal transmitted through a typical prior art clock distribution network.
- FIG. 2A illustrates an example of a differential signal distribution network having buffer circuits and variable impedance circuits.
- FIG. 2B illustrates an example of a differential signal distribution network having buffer circuits and tuning circuits.
- FIG. 2C illustrates an example of a single-ended signal distribution network having buffer circuits and tuning circuits.
- FIG. 2D illustrates an example of a differential signal distribution network having variable impedance circuits, variable gain buffer circuits, and amplitude detectors that control the gain of the variable gain buffer circuits.
- FIG. 2E illustrates an example of a differential signal distribution network having variable impedance circuits, variable gain buffer circuits, and amplitude comparators that control the gain of the variable gain buffer circuits.
- FIG. 3A is a graph that illustrates examples of how the phase of a clock signal varies in an embodiment of the signal distribution network of FIG. 2B in which the tuning circuits introduce a negative phase offset into the clock signal that compensates for all of the positive phase offset in the clock signal.
- FIG. 3B is a graph that illustrates examples of how the loss in the voltage amplitude of a clock signal is compensated as it is transmitted through the signal distribution network of FIG. 2B .
- FIG. 4A illustrates an example of a linear clock network implementation for the signal distribution networks of FIGS. 2A-2B .
- FIG. 4B illustrates an example of an H-tree clock network implementation for the signal distribution networks of FIGS. 2A-2B .
- FIG. 5 illustrates an example of a delay-locked loop (DLL) circuit that has a resonant delay circuit.
- DLL delay-locked loop
- FIG. 6 illustrates an example of a differential signal distribution network coupled to a DLL that includes a resonant delay circuit.
- FIG. 7 illustrates another example of a differential signal distribution network coupled to a DLL that includes a resonant delay circuit.
- FIG. 8A illustrates an example of a differential signal distribution network coupled to a DLL circuit having resonant delay circuits that each introduce a positive phase offset in a clock signal transmitted through the network.
- FIG. 8B illustrates another example of a differential signal distribution network coupled to a DLL circuit having resonant delay circuits that each introduce a positive phase offset in a clock signal transmitted through the network.
- FIG. 9 illustrates an example of a single-ended signal distribution network having a delay-locked loop (DLL) with resonant delay circuits that reduce phase offsets in a clock signal transmitted through the network.
- DLL delay-locked loop
- a signal distribution network includes buffer circuits that are coupled at regular intervals along the length of the network.
- the buffer circuits boost the voltage amplitude of signals transmitted through the network.
- Variable impedance circuits are coupled to the buffer circuits in the signal distribution network.
- the impedances of the variable impedance circuits are adjusted to reduce phase offsets in signals transmitted through the signal distribution network.
- the variable impedance circuits can have variable capacitances and/or variable inductances.
- the signal distribution network can be used to transmit signals having a wide frequency range.
- the signal distribution network can be routed through an integrated circuit in many different routing configurations.
- a signal distribution network can include a delay-locked loop (DLL) that has a resonant circuit.
- the resonant circuit includes a variable impedance circuit.
- the DLL varies the impedance of the variable impedance circuit to reduce the phase offset in a signal transmitted through the network.
- the resonant frequency of the resonant circuit is slightly higher than the frequency of the signal transmitted through the network.
- the resonant circuit introduces a negative phase offset into the signal that cancels positive phase offsets in the signal through the distribution network.
- a buffer circuit can be coupled to the DLL to boost the voltage of the signal.
- a single buffer circuit consumes less power and introduces less power supply induced jitter (PSIJ) into the signal than a delay chain having several buffer circuits.
- PSIJ power supply induced jitter
- FIG. 2A illustrates an example of a differential signal distribution network having buffer circuits 201 and variable impedance circuits 202 that are coupled together via transmission lines 204 - 207 .
- FIG. 2A illustrates three buffers 201 A- 201 C, three variable impedance circuits 202 A- 202 C, and parallel transmission lines 204 A- 207 C that are coupled along the length of a differential signal distribution network as an example.
- the signal distribution network of FIG. 2A has multiple segments that are coupled in series. Each segment of the signal distribution network of FIG. 2A includes one buffer circuit 201 , one variable impedance circuit 202 , and parallel transmission lines 204 - 207 .
- the segment 208 shown in FIG. 2A includes buffer 201 A, variable impedance circuit 202 B, and parallel transmission lines 204 B- 207 B.
- a signal distribution network can include any suitable number of segments 208 coupled along the length of the signal distribution network as shown in FIG. 2A .
- Buffer circuits 201 compensate for the loss in the voltage amplitude of signals that are transmitted through the signal distribution network.
- buffer circuits 201 A- 201 C buffer the voltage of a differential periodic input clock signal (CLK) as it is transmitted through the signal distribution network as shown in FIG. 2A .
- CLK differential periodic input clock signal
- each of the buffer circuits 201 has a variable gain.
- Variable impedance circuits 202 remove the amplitude nulls by canceling leaked current through the capacitance of the signal distribution network. Buffers circuits 201 and parallel transmission lines 204 - 207 cause clock signal CLK to experience a positive phase offset as CLK propagates through the signal distribution network of FIG. 2A . Variable impedance circuits 202 cause the phase offset of the clock signal CLK transmitted through the signal distribution network to be more linear.
- variable impedance circuits 202 compensate for all of the phase variation of the clock signal CLK. In this embodiment, each of the N variable impedance circuits 202 compensates for 1/N of the total phase offset introduced by each segment of the signal distribution network including one of the buffer circuits 201 .
- variable impedance circuits 202 cause clock signal CLK to have phase variations between two or more of the variable impedance circuits 202 .
- the signal distribution network of FIG. 2A may generate a phase change in clock signal CLK between variable impedance circuit 202 A and variable impedance circuit 202 B.
- variable impedance circuits 202 can each include, for example, an inductor and a variable capacitance circuit.
- FIG. 2B illustrates an example of a differential signal distribution network having buffer circuits 201 , inductors 212 , variable capacitance circuits 213 , and transmission lines 214 - 217 .
- FIG. 2B illustrates three buffer circuits 201 A- 201 C, three inductors 212 A- 212 C, three variable capacitance circuits 213 A- 213 C, and parallel transmission lines 214 A- 217 C that are coupled along the length of a signal distribution network as an example.
- Each of the variable impedance circuits 202 of FIG. 2A can include, for example, an inductor 212 and a variable capacitance circuit 213 , as shown in FIG. 2B .
- Each of the variable capacitance circuits 213 is coupled in parallel with one of the inductors 212 , as shown in FIG. 2B .
- the signal distribution network of FIG. 2B has multiple segments that are coupled in series.
- Each segment of the signal distribution network of FIG. 2B includes one buffer circuit 201 , one inductor 212 , one variable capacitance circuit 213 , and parallel transmission lines 214 - 217 .
- the segment 218 shown in FIG. 2B includes buffer circuit 201 A, inductor 212 B, variable capacitance circuit 213 B, and parallel transmission lines 214 B- 217 B.
- Each inductor 212 and each variable capacitance circuit 213 is coupled across the differential transmission lines in each segment of the signal distribution network. Although only three full segments are shown in each of FIGS. 2A-2B , a signal distribution network having techniques described herein can include any desired number of segments.
- the capacitances of variable capacitance circuits 213 can be adjusted to select a desired phase variation in clock signal CLK along the length of the signal distribution network.
- the capacitances of variable capacitance circuits 213 A and 213 B can be adjusted to achieve a desired phase shift in CLK between variable capacitance circuit 213 A and variable capacitance circuit 213 B.
- inductors 212 have variable inductance values.
- An inductor 212 can be designed to have a variable inductance, for example, by using switches to couple additional turns to a coil in the inductor.
- an inductor 212 can have a variable inductance by coupling the inductor 212 to another inductor and tuning the inductance of the resulting transformer.
- the inductances of inductors 212 can be adjusted to vary the phase of the clock signal CLK along the length of the signal distribution network.
- the inductances of inductors 212 A and 212 B can be adjusted to achieve a desired phase shift in CLK between inductor 212 A and inductor 212 B.
- both the capacitances of variable capacitance circuits 213 and the inductances of inductors 212 are adjusted to achieve a desired phase shift in clock signal CLK along the length of the signal distribution network.
- Each of the inductors 212 coupled in parallel with one of the variable capacitance circuits 213 form a resonant circuit.
- inductor 212 A and variable capacitance circuit 213 A are a first resonant circuit
- inductor 212 B and variable capacitance circuit 213 B are a second resonant circuit, etc.
- the inductances of inductors 212 and the capacitances of variable capacitance circuits 213 are set to values that cause the resonant frequency ⁇ R of the resonant circuits in the signal distribution network to be greater than the angular frequency ⁇ of clock signal CLK (i.e., off resonance).
- inductors 212 and variable capacitance circuits 213 introduce a negative phase offset in clock signal CLK.
- inductors 212 and variable capacitance circuits 213 are tuned to off resonance values that introduce a negative phase offset into CLK that compensates for 100% of the positive phase offset introduced into CLK by buffers 201 and parallel transmission lines 214 - 217 in the signal distribution network of FIG. 2B .
- the inductances of inductors 212 and the capacitances of variable capacitance circuits 213 are set to values that cause the resonant frequency ⁇ R of the resonant circuits to be only slightly greater than the angular frequency ⁇ of clock signal CLK.
- ⁇ R is closer to the angular frequency ⁇ of CLK, the resonant circuits consume less power, but the resonant circuits introduce less negative phase offset into the phase of CLK.
- FIG. 2C illustrates an example of a single-ended signal distribution network having buffer circuits and resonant circuits.
- the single-ended signal distribution network of FIG. 2C includes buffer circuits 221 A- 221 C, inductors 222 A- 222 C, variable capacitance circuits 223 A- 223 C, and transmission lines 224 A- 224 C and 225 A- 225 C.
- the signal distribution network of FIG. 2C has multiple segments that are coupled in series.
- Each segment of the single-ended signal distribution network includes a buffer 221 , an inductor 222 , a variable capacitance circuit 223 , and transmission lines 224 - 225 .
- the segment 228 shown in FIG. 2C includes buffer circuit 221 A, inductor 222 B, variable capacitance circuit 223 B, and transmission lines 224 B and 225 B.
- a signal distribution network having techniques described herein can include any desired number of segments.
- Buffers 221 are coupled together by single-ended transmission lines 224 - 225 . Buffers 221 drive a single-ended clock signal CLK through the signal distribution network.
- the inductor 222 and variable capacitance circuit 223 in each segment of the network are coupled between transmission lines 224 - 225 and a node at voltage VSS.
- VSS can be a ground voltage or any other low impedance voltage reference. Buffers 221 and other buffer circuits described herein are driven by the voltage difference between a supply voltage VCC and voltage VSS.
- the inductor 222 and variable capacitance circuit 223 in each segment of the network form a resonant circuit. Inductors 222 can have variable inductance values.
- FIG. 2D illustrates an example of a differential signal distribution network that includes amplitude detector circuits 231 A, 231 B, etc. (collectively referred to as amplitude detector circuits 231 ).
- the signal distribution network of FIG. 2D includes all of the circuits shown in FIG. 2A , except that in FIG. 2D , buffers 201 A- 201 C, etc. are replaced by variable gain buffers 241 A- 241 C, etc. (i.e., buffers 241 ).
- the amplitude of the differential output signal of the buffer 241 in each segment of the network is controlled by tuning the gain of the buffer 241 in that segment.
- amplitude detector circuits 231 tune the gains of buffers 241 .
- Each of the amplitude detector circuits 231 compares the differential output signal of one of buffers 241 after being transmitted through transmission lines 204 - 207 to a reference level.
- amplitude detector circuit 231 A compares the differential output signal of buffer 241 A to a reference level after the differential output signal of buffer 241 A has passed through transmission lines 204 B- 207 B in segment 208 .
- Amplitude detector circuits 231 can measure the amplitudes of the output signals of buffers 241 using, for example, an envelope detector or a self mixing technique followed by a low pass filter.
- Each amplitude detector circuit 231 generates an output signal that varies the gain of a buffer 241 based on changes in the amplitude of the differential output signal of the buffer 241 .
- Amplitude detector circuits 231 can, for example, adjust the gains of buffers 241 to reduce or eliminate variations in the amplitudes of the output signals of buffers 241 between the different segments of the network.
- FIG. 2E illustrates an example of a differential signal distribution network that includes amplitude comparator circuits 232 A, 232 B, etc. (collectively referred to as amplitude comparator circuits 232 ).
- the signal distribution network of FIG. 2E includes all of the circuits shown in FIG. 2A , except that in FIG. 2E , buffers 201 A- 201 C, etc. are replaced by variable gain buffers 241 A- 241 C, etc.
- Each of the amplitude comparator circuits 232 compares the differential output signals of two adjacent buffers 241 .
- amplitude comparator circuit 232 B compares the differential output signal of buffer 241 A after being transmitted through transmission lines 204 B- 207 B to the differential output signal of buffer 241 B after being transmitted through transmission lines 204 C- 207 C.
- Amplitude comparator circuits 232 can measure the amplitudes of the output signals of buffers 241 using, for example, an envelope detector or a self mixing technique followed by a low pass filter.
- Each amplitude comparator circuit 232 generates an output signal that varies the gain of a buffer 241 based on changes in the difference between the amplitudes of the differential output signals of two adjacent buffers 241 .
- Each amplitude comparator circuit 232 can, for example, adjust the gain of a buffer 241 to drive the amplitude of the output signal of that buffer 241 to equal the amplitude of the output signal of the buffer 241 in the previous segment of the network.
- an amplitude detector circuit or an amplitude comparator circuit is coupled to each segment of a single-ended signal distribution network to reduce or eliminate variations in the voltage amplitude of a signal transmitted through the network.
- the amplitude detector circuit in each segment of a single-ended signal distribution network tunes the gain of a single-ended variable gain buffer circuit in that segment in response to the single-ended output signal of the buffer circuit.
- the amplitude comparator circuit in each segment of a single-ended signal distribution network tunes the gain of a single-ended variable gain buffer circuit in that segment in response to a comparison between the single-ended output signal of the buffer circuit and the single-ended output signal of a buffer circuit in a previous segment of the network.
- FIG. 3A is a graph that illustrates examples of how the phase of clock signal CLK varies in an embodiment of the signal distribution network of FIG. 2B in which the resonant circuits introduce a negative phase offset into CLK that compensates for all of the positive phase offset in CLK.
- FIG. 3A illustrates three curves for the phase of clock signal CLK at three different frequencies, 10 GHz, 15 GHz, and 20 GHz of CLK. Buffers 201 and the transmission lines cause the phase of CLK to become increasingly offset relative to its starting phase as CLK propagates through the signal distribution network of FIG. 2B .
- phase of CLK When CLK reaches a variable impedance circuit formed by an inductor 212 and a variable capacitance circuit 213 in each segment of the network, the phase of CLK returns to its starting phase. This phase adjustment is shown as the phase of CLK rapidly returning to 0 degrees in FIG. 3A (e.g., at 1 mm in FIG. 3A ).
- inductors 212 and variable capacitance circuits 213 are tuned to off resonance values that introduce a phase offset into CLK that either increases or decreases the positive phase offset introduced into CLK by the signal distribution network of FIG. 2B to set the total phase offset at a desired value.
- the signal distribution network of FIG. 2B generates a desired phase offset in CLK that accumulates as CLK propagates through each additional segment of the network.
- FIG. 3B is a graph that illustrates examples of how the loss in the voltage amplitude of a clock signal is compensated as it is transmitted through the signal distribution network of FIG. 2B .
- FIG. 3B illustrates three curves for the voltage amplitude of clock signal CLK at three different frequencies, 10 GHz, 15 GHz, and 20 GHz of CLK.
- the transmission line conductors in the signal distribution network have impedance that decreases the voltage amplitude of clock signal CLK as CLK propagates through the network.
- Buffers 201 increase the voltage amplitude of CLK back to its starting voltage in each segment of the signal distribution network, as shown in FIG. 3B .
- FIGS. 2A-2C can be applied to signal distribution networks having an arbitrary routing length or topology. Because the variable impedance circuits can be tuned (either severally or together), the principles set forth in FIGS. 2A-2C can be applied to any transmission line or other clock routing scheme.
- the signal distribution networks of FIGS. 2A-2C can be used in an H-tree clock network, a mesh clock network, and a linear clock network.
- the signal distribution networks of FIGS. 2A-2C can also transmit clock signals that have a wide range of frequencies.
- the signal distribution networks of FIGS. 2A-2C are modulator in design in the sense that the signal distribution networks have multiple segments, such as segments 208 , 218 , and 228 respectively, having the same circuit components coupled in the same configuration.
- the segments in FIGS. 2A-2C can be repeated numerous times to achieve networks having any desired shape and length.
- the variable impedance circuits in the segments can be tuned in unison, or alternatively, the variable impedance circuits in the segments can be tuned separately.
- FIG. 4A illustrates an example of a linear clock network implementation for the signal distribution networks of FIGS. 2A-2B .
- the clock network of FIG. 4A includes multiple circuits 401 - 404 etc. (e.g., data transceiver circuits) that receive a differential clock signal CLK transmitted through a differential signal distribution network.
- Multiple zero phase buffer (ZPB) circuit blocks 411 - 414 etc. form the differential signal distribution network of FIG. 4A .
- Each of the ZPB blocks 411 - 414 can include one or more of the segments 208 or 218 shown in FIGS. 2A-2B .
- Standard H-tree clock networks used in conventional systems reduce clock skew.
- standard H-tree clock networks typically consume substantially more die area than the clock network of FIG. 4A .
- the signal distribution networks of FIGS. 2A-2C eliminate the need for using an H-tree clock network to reduce clock skew.
- FIG. 4B illustrates an example of an H-tree clock network implementation for the signal distribution networks of FIGS. 2A-2B .
- the clock network of FIG. 4B includes multiple circuits 421 - 424 etc. that receive a differential clock signal CLK transmitted through a differential signal distribution network.
- Multiple ZPB circuit blocks 431 - 432 etc. are coupled to the differential signal distribution network of FIG. 4B .
- Each of the ZPB blocks 431 - 432 can include one or more of the segments 208 or 218 shown in FIGS. 2A-2B .
- a delay-locked loop is coupled to a signal distribution network to remove a phase offset in a clock signal that is transmitted through the signal distribution network.
- FIG. 5 illustrates an example of a delay-locked loop (DLL) circuit 500 that has a resonant delay circuit.
- DLL 500 can be coupled to a signal distribution network to align the phases of clock signals at two different locations along the network to remove a phase offset in one of the clock signals.
- DLL 500 includes a phase detector 501 , a loop filter circuit 502 , and a resonant delay circuit 503 .
- Phase detector 501 compares the phase of a periodic feedback clock signal CLK 2 to the phase of a periodic input reference clock signal CLK 1 .
- Phase detector 501 generates a control signal VC that varies based on the phase difference between CLK 1 and CLK 2 .
- Loop filter 502 is coupled to the output of phase detector 501 and to the control input of resonant delay circuit 503 .
- Loop filter 502 filters control signal VC to generate a filtered control signal VCF.
- Filtered control signal VCF is transmitted to the control input of resonant delay circuit 503 .
- Resonant delay circuit 503 delays CLK 1 to generate feedback clock signal CLK 2 .
- CLK 2 is a delayed version of CLK 1 .
- Resonant delay circuit 503 sets the phase of feedback clock signal CLK 2 based on the filtered control signal VCF.
- Resonant delay circuit 503 adjusts the phase of CLK 2 based on changes in filtered control signal VCF.
- DLL 500 adjusts the phase of feedback clock signal CLK 2 until the phase of CLK 2 is aligned with the phase of CLK 1 .
- CLK 2 is an output clock signal of DLL circuit 500 .
- FIG. 6 illustrates an example of a differential signal distribution network 600 coupled to a DLL that includes a resonant delay circuit.
- the delay-locked loop (DLL) of FIG. 6 includes buffer circuit 601 , zero phase detector 603 , loop filter circuit 604 , variable capacitance circuit 605 , and inductor 606 .
- the DLL of FIG. 6 also includes differential transmission lines 612 A- 612 B and 614 A- 614 B in its feedback loop.
- the DLL in FIG. 6 removes or reduces a phase offset in a clock signal transmitted through signal distribution network 600 .
- Signal distribution network 600 includes buffer circuits 601 - 602 , zero phase detector 603 , loop filter circuit 604 , variable capacitance circuit 605 , inductor 606 , and differential transmission lines 611 A- 611 B, 612 A- 612 B, 613 A- 613 B, and 614 A- 614 B.
- the signal distribution network of FIG. 6 can have multiple segments that are coupled together in a desired configuration. Each segment has one buffer circuit, circuits 603 - 606 , and transmission lines 611 A- 614 B coupled in the same configuration shown in FIG. 6 .
- the segments in the signal distribution network of FIG. 6 can be repeated numerous times to achieve networks having any desired shape and length.
- Buffer circuit 601 receives a first periodic differential clock signal CLK 1 A at its differential inputs. Buffer circuit 601 buffers the voltage of CLK 1 A to generate a buffered differential clock signal at its differential outputs. The buffered differential clock signal is transmitted through transmission lines 611 A- 611 B to generate differential clock signal CLK 2 A. Clock signal CLK 2 A is transmitted through transmission lines 612 A- 612 B to generate clock signal CLK 2 B at the differential inputs of buffer circuit 602 . Transmission lines 612 A- 612 B may cause clock signal CLK 2 B to have a phase offset relative to CLK 2 A. Buffer circuit 602 buffers the voltage of CLK 2 B to generate buffered differential clock signal CLK 3 at its differential outputs.
- Clock signal CLK 1 A is transmitted through transmission lines 613 A- 613 B to generate differential clock signal CLK 1 B at first differential inputs of zero phase detector 603 .
- Transmission lines 613 A- 613 B may cause clock signal CLK 1 B to have a phase offset relative to CLK 1 A.
- Clock signal CLK 2 B is transmitted through transmission lines 614 A- 614 B to generate differential clock signal CLK 2 C at second differential inputs of zero phase detector 603 .
- Transmission lines 614 A- 614 B may cause clock signal CLK 2 C to have a phase offset relative to CLK 2 B.
- Zero phase detector (ZPD) 603 compares the phase of CLK 2 C to the phase of CLK 1 B.
- ZPD 603 generates a control signal VC (e.g., a control voltage) that is indicative of the phase difference between CLK 1 B and CLK 2 C.
- ZPD 603 varies control signal VC based on changes in the phase difference between CLK 1 B and CLK 2 C.
- the control signal VC generated by ZPD 603 is transmitted to an input of loop filter circuit 604 .
- Loop filter circuit 604 filters control signal VC to generate a filtered control signal VCF (e.g., a filtered control voltage). Filtered control signal VCF is transmitted to an input of variable capacitance circuit 605 .
- the variable capacitance of circuit 605 is coupled between nodes 616 A and 616 B. Filtered control signal VCF sets the capacitance of variable capacitance circuit 605 between nodes 616 A- 616 B.
- the capacitance of variable capacitance circuit 605 between nodes 616 A- 616 B varies based on changes in filtered control signal VCF.
- Inductor 606 is coupled across nodes 616 A and 616 B in parallel with the variable capacitance of circuit 605 .
- Buffer 601 , inductor 606 , variable capacitance circuit 605 , and transmission lines 611 A- 611 B, 612 A- 612 B are an example of a resonant delay circuit.
- ZPD 603 and loop filter 604 change the capacitance of variable capacitance circuit 605 to cause adjustments in the phase of clock signal CLK 2 A.
- Each adjustment in the phase of CLK 2 A causes a corresponding adjustment in the phase of CLK 2 C.
- the DLL of FIG. 6 adjusts the capacitance of variable capacitance circuit 605 to cause the phase of CLK 2 C to be aligned with the phase of CLK 1 B.
- the DLL of FIG. 6 continues to provide phase adjustments to CLK 2 C until CLK 2 C is in phase with CLK 1 B.
- the DLL of FIG. 6 drives the phase error between CLK 1 B and CLK 2 C to zero or approximately zero.
- the delay that transmission lines 613 A- 613 B generate in clock signal CLK 1 B is set to equal the delay that transmission lines 614 A- 614 B generate in clock signal CLK 2 C, hence the phase of CLK 2 B is aligned with the phase of CLK 1 A when the phases of CLK 2 C and CLK 1 B are in alignment.
- the DLL circuit of FIG. 6 can be an analog DLL circuit or a digital DLL circuit. If the DLL of FIG. 6 is an analog DLL, loop filter 604 can include, for example, a charge pump that generates a control voltage based on output signals of ZPD 603 . An analog loop filter 604 can also include a capacitor that low pass filters the charge pump control voltage.
- Variable capacitance circuit 605 can include one or more varactors that are coupled between nodes 616 A- 616 B in analog DLL embodiments. The varactor can be, for example, a MOS varactor having a capacitance that varies based on changes in the filtered control voltage VCF from loop filter 604 .
- loop filter 604 can be, for example, an accumulator circuit that performs an integration function to filter the control signal VC
- variable capacitance circuit 605 can include, for example, a bank of switched capacitors.
- the bank of switched capacitors includes several capacitors that each has a fixed capacitance. Each of the capacitors is coupled in series with a switch circuit.
- loop filter 604 generates a set of digital control signals VCF that are transmitted in parallel to circuit 605 .
- the conductive states of the switch circuits are controlled by the control signals VCF transmitted from loop filter 604 .
- the DLL changes the capacitance of circuit 605 by changing the number of fixed capacitors that are coupled between nodes 616 A and 616 B.
- Each of the fixed capacitors can be coupled to or decoupled from nodes 616 A- 616 B by changing the conductive state of the switch circuit coupled to that capacitor.
- inductor 606 has a variable inductance. Changes in the inductance of inductor 606 cause variations in the phases of clock signals CLK 2 A-CLK 2 C.
- loop filter 604 generates one or more filtered signals VLF based on the control signal VC generated by ZPD 603 . Signal(s) VLF control the inductance of inductor 606 .
- ZPD 603 and loop filter 604 vary the inductance of inductor 606 using signal(s) VLF in order to drive the phase offset between CLK 2 C and CLK 1 B to zero.
- the inductance of inductor 606 can be varied using, for example, the variable inductance techniques described above with respect to inductor 212 .
- the DLL of FIG. 6 consumes less power and introduces less power supply induced jitter (PSIJ) into an output clock signal than a conventional DLL, because the DLL of FIG. 6 has only one buffer 601 in the delay path.
- the resonant circuit of FIG. 6 adds a negative phase offset into CLK 2 A so that the DLL can achieve phase lock between CLK 1 A and CLK 2 B without adding additional buffers in the delay path. Setting the quality factor Q of the resonant circuit to a higher value can reduce the size of the buffer 601 that is required to drive a given load.
- FIG. 7 illustrates an example of a differential signal distribution network 700 coupled to a DLL that includes a resonant delay circuit.
- Signal distribution network 700 can be incorporated into a clock network having any desired layout or size.
- the DLL of FIG. 7 removes or reduces a phase offset in a clock signal transmitted through signal distribution network 700 .
- the DLL is closed locally around a buffer circuit in signal distribution network 700 and transmission lines are not included inside the feedback loop of the FIG. 7 DLL.
- Signal distribution network 700 includes buffer circuits 701 - 702 , zero phase detector (ZPD) circuit 703 , loop filter circuit 704 , variable capacitance circuit 705 , inductor 706 , and transmission lines 710 A- 710 B.
- Signal distribution network 700 can have multiple segments that are coupled together in a desired configuration. Each segment has one buffer circuit, circuits 703 - 706 , and transmission lines 710 A- 710 B coupled in the configuration shown in FIG. 7 .
- the segments in signal distribution network 700 can be repeated numerous times to achieve networks having any desired shape and length.
- Buffer circuit 701 buffers the voltage of a first differential clock signal CLK 1 at its differential inputs to generate a buffered differential clock signal CLK 2 A at its differential outputs.
- Clock signal CLK 2 A is transmitted through transmission lines 710 A- 710 B to generate differential clock signal CLK 2 B. Transmission lines 710 A- 710 B may cause clock signal CLK 2 B to have a phase offset relative to CLK 2 A.
- Buffer circuit 702 buffers the voltage of CLK 2 B to generate buffered differential clock signal CLK 3 at its differential outputs.
- the DLL of FIG. 7 includes buffer circuit 701 , zero phase detector (ZPD) circuit 703 , loop filter circuit 704 , variable capacitance circuit 705 , and inductor 706 .
- ZPD 703 compares the phase of clock signal CLK 2 A to the phase of clock signal CLK 1 to generate a control signal VC.
- Loop filter 704 filters VC to generate filtered control signal VCF.
- Signal VCF controls the capacitance of variable capacitance circuit 705 .
- Variable capacitance circuit 705 is coupled between the outputs of buffer 701 .
- Variable capacitance circuit 705 and inductor 706 are a resonant circuit.
- the DLL of FIG. 7 adjusts the phase of clock signal CLK 2 A until the phase of CLK 2 A is aligned with the phase of CLK 1 , as described above with respect to the DLL of FIG. 6 .
- the DLL of FIG. 7 reduces or eliminates any phase offset between CLK 1 and CLK 2 A.
- the DLLs of FIGS. 6 and 7 can introduce a negative phase offset into the phase adjusted clock signal using a resonant circuit by tuning the resonant frequency of the resonant circuit to be greater than the frequency of the phase adjusted clock signal.
- the resonant circuit can be, for example, an inductor coupled in parallel with a variable capacitor, as described above.
- a DLL in a signal distribution network introduces a positive phase offset into a clock signal transmitted through the network.
- FIG. 8A illustrates an example of a differential signal distribution network 800 coupled to a delay-locked loop (DLL) circuit having multiple resonant delay circuits that each introduce a positive phase offset in a clock signal transmitted through the network.
- DLL delay-locked loop
- Signal distribution network 800 can include any desired number of segments. Each segment includes a buffer, a variable capacitance circuit, an inductor, and transmission lines. Five segments are shown in FIG. 8A as an example.
- FIG. 8A shows buffer circuits 801 - 805 , zero phase detector (ZPD) circuit 807 , loop filter circuit 808 , variable capacitance circuits 811 - 815 , inductors 821 - 825 , and parallel transmission lines 831 A- 837 B.
- the DLL in network 800 includes all of the circuits in signal distribution network 800 .
- Buffer circuits 801 - 805 are coupled together in series by differential transmission lines 832 A- 835 B along the length of signal distribution network 800 . Buffer circuits 801 - 805 delay a differential input clock signal CLKIN to generate a differential output clock signal CLKOUT.
- Differential input clock signal CLKIN is transmitted to the differential inputs of buffer circuit 801 through transmission lines 831 A- 831 B and to first differential inputs of ZPD 807 .
- Differential voltage VP 1 -VN 1 is a delayed version of CLKIN.
- the output voltages VP 2 /VN 2 , VP 3 /VN 3 , VP 4 /VN 4 , VP 5 /VN 5 , and VP 6 /VN 6 of buffer circuits 801 - 805 represent differential clock signals.
- Each of the buffer circuits 801 - 805 generates a differential clock signal in response to the differential clock signal received at its inputs.
- One of the buffer circuits (e.g., buffer 805 ) drives the output clock signal CLKOUT that is transmitted to second differential inputs of ZPD 807 through transmission lines 837 A- 837 B, as shown in FIG. 8A .
- ZPD 807 compares the phase of CLKOUT to the phase of CLKIN to generate control signal VC.
- ZPD 807 varies the control signal VC based on changes in the phase difference between CLKIN and CLKOUT.
- Loop filter 808 filters control signal VC to generate one or more filtered signals VCF. Variations in signal VC are represented by variations in signals VCF. Filtered signals VCF are transmitted to the inputs of variable capacitance circuits 811 - 815 .
- variable capacitance circuits 811 - 815 generate variable capacitances between the outputs of buffers 801 - 805 , respectively.
- the inductors 821 - 825 are coupled between the outputs of buffers 801 - 805 , respectively.
- Variable capacitance circuits 811 - 815 and inductors 821 - 825 form resonant circuits in the 5 segments shown in FIG. 8A .
- the capacitances of variable capacitance circuits 811 - 815 vary based on changes in the one or more filtered control signals VCF.
- the number of switched capacitors coupled to the transmission lines in each of the circuits 811 - 815 may vary based on changes in the logic states of a set of digital control signals VCF in a digital DLL embodiment.
- the capacitance of one or more varactors in each of the circuits 811 - 815 may vary based on changes in a filtered analog control signal VCF in an analog DLL embodiment. Changes in the capacitances of variable capacitance circuits 811 - 815 cause changes in the phase of clock signal CLKOUT.
- the polarity of CLKOUT as applied to the second inputs of ZPD 807 is the same as the polarity of CLKIN as applied to the first inputs of ZPD 807 .
- the DLL in network 800 drives the phase difference between CLKIN and CLKOUT to a multiple of a period T of CLKIN and CLKOUT (e.g., T, 2T, 3T, etc.).
- T a period of CLKIN and CLKOUT
- the embodiment of FIG. 8A can be used in any appropriate application.
- the embodiment of FIG. 8A can be used for beam forming in a radio frequency transceiver application.
- inductors 821 - 825 have variable inductances.
- the DLL of FIG. 8A can vary the inductances of inductors 821 - 825 to adjust the phase of CLKOUT, until CLKOUT is aligned in phase with CLKIN.
- FIG. 8B illustrates another example of a differential signal distribution network 850 coupled to a DLL circuit having resonant delay circuits that each introduce a positive phase offset in a clock signal transmitted through the network.
- the DLL of FIG. 8B is a specific implementation of the DLL of FIG. 8A where signal distribution network 850 has six resonant delay circuits.
- Differential signal distribution network 850 drives a phase offset between an input clock signal CLKIN and an output clock signal CLKOUT to 180°.
- Each of the resonant delay circuits in network 850 adds a positive phase offset to CLKOUT.
- the DLL in signal distribution network 850 includes all of the circuits in network 800 of FIG. 8A and one additional segment.
- Signal distribution network 850 has 6 segments.
- Signal distribution network 850 includes buffer circuits 801 - 806 , zero phase detector (ZPD) circuit 807 , loop filter circuit 808 , variable capacitance circuits 811 - 816 , inductors 821 - 826 , and parallel transmission lines 831 A- 837 B.
- the DLL in network 850 includes all of the circuits in signal distribution network 850 .
- Buffer circuit 806 , variable capacitance circuit 816 , and inductor 826 generate differential voltage VP 7 /VN 7 in response to VP 6 /VN 6 .
- the capacitance of variable capacitance circuit 816 varies based on changes in filtered control signals VCF.
- Transmission lines 837 A- 837 B delay VP 7 and VN 7 to generate clock signal CLKOUT.
- the DLL of FIG. 8B drives the phase difference between CLKOUT and CLKIN to 180°.
- 180° refers to half a period of CLKIN.
- ZPD 807 varies control signal VC to adjust the phase of CLKOUT with respect to the phase of CLKIN, until CLKOUT is 180° out of phase with CLKIN.
- CLKOUT is 180° out of phase with CLKIN
- ZPD 807 maintains control signal VC at a constant value to cause the phase of CLKOUT to remain at a constant phase.
- each of the 6 segments of signal distribution network 850 When CLKOUT is 180° out of phase with CLKIN, the DLL is in lock.
- each of the 6 segments of signal distribution network 850 When the DLL is in lock, each of the 6 segments of signal distribution network 850 generates a positive phase offset of 30° in CLKOUT, because each of the 6 segments contains identical circuits. To obtain the unique positive 30 degrees phase offset, the initial setting is close.
- the DLL is used to set exactly 30 degrees in a small tuning range.
- the 6 segments of signal distribution network 850 together generate the 180° phase shift in CLKOUT with respect to CLKIN when the DLL is in lock.
- each segment of the network can generate a negative phase offset of 30 degrees in CLKOUT, if the tuning range of the resonant network is wide.
- FIG. 9 illustrates an example of a single-ended signal distribution network 900 having a delay-locked loop (DLL) that removes or reduces phase offsets in a clock signal transmitted through the network.
- the DLL of FIG. 9 is a closed feedback loop that includes two resonant circuits.
- Single-ended signal distribution network 900 can have numerous segments, including segments 901 - 903 shown in FIG. 9 .
- Segment 901 includes inverting buffers 911 - 912
- segment 902 includes inverting buffers 913 - 914
- segment 903 includes inverting buffers 915 - 916 .
- Segment 901 generates complementary output clock signals CLKOUT and CLKOUTB in response to an input clock signal CLKIN.
- Inverting buffer 911 inverts CLKOUTB with respect to CLKIN.
- Inverting buffer 912 inverts CLKOUT with respect to CLKOUTB.
- CLKOUTB is transmitted to an input of segment 902
- CLKOUT is transmitted to an input of segment 903 .
- Each of the segments of network 900 includes a DLL having a resonant delay circuit. Further details of segment 901 in network 900 are shown in FIG. 9 .
- Segment 901 has a zero phase detector (ZPD) 921 , a loop filter circuit 922 , variable capacitance circuits 923 - 924 , inductors 925 - 926 , capacitors 927 - 928 , inverting buffers 911 - 912 , and single-ended transmission lines 931 - 936 .
- ZPD zero phase detector
- Each of the other segments of network 900 includes the same circuit components shown for segment 901 in FIG. 9 .
- ZPD 921 compares the phase of single-ended input clock signal CLKIN to the phase of a single-ended feedback clock signal CLKFB to generate a control signal VC.
- ZPD 921 varies control signal VC based on changes in the phase difference between CLKIN and CLKFB.
- the DLL of segment 901 drives the phase difference between CLKIN and CLKFB to zero.
- Loop filter 922 filters control signal VC to generate a filtered control signal VCF.
- Filtered control signal VCF controls the capacitances of variable capacitance circuits 923 and 924 .
- Variable capacitance circuits 923 and 924 can be, for example, varactors or switched capacitors.
- Variable capacitance circuit 923 is coupled in parallel with inductor 925 and capacitor 927 .
- Variable capacitance circuit 923 , inductor 925 , and capacitor 927 form a first resonant circuit.
- Variable capacitance circuit 924 is coupled in parallel with inductor 926 and capacitor 928 .
- Variable capacitance circuit 924 , inductor 926 , and capacitor 928 form a second resonant circuit.
- inductors 925 and 926 have variable inductances that are controlled by a filtered output signal of ZPD 921 .
- capacitors 927 and 928 have variable capacitances that are controlled by a filtered output signal of ZPD 921 .
- the DLL of segment 901 varies the capacitances of variable capacitance circuits 923 and 924 to adjust the phase of feedback clock signal CLKFB.
- the DLL adjusts the phase of CLKFB until the phases of CLKIN and CLKFB are aligned.
- the DLL in segment 901 is in lock when CLKIN and CLKFB are aligned in phase.
- Changes in the capacitances of variable capacitance circuits 923 and 924 also cause changes in the phases of output clock signals CLKOUTB and CLKOUT. If the delay of transmission line 934 equals the delay of transmission line 933 , then the phase of CLKOUT is aligned with the phase of CLKIN when the DLL in segment 901 is in lock.
- the delays of transmission lines 932 and 934 - 936 and inverting buffer 912 are selected to cause CLKOUT to be 180° out of phase with CLKOUTB.
- the signal distribution networks described herein can be used in any suitable integrated circuit (IC), such as, for example, a memory IC, a controller IC, a processor IC, an analog IC, a digital IC, a programmable IC, etc.
- IC integrated circuit
Abstract
Description
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/089,094 US9065453B2 (en) | 2009-10-15 | 2013-11-25 | Signal distribution networks and related methods |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US25212609P | 2009-10-15 | 2009-10-15 | |
PCT/US2010/052115 WO2011046845A2 (en) | 2009-10-15 | 2010-10-09 | Signal distribution networks and related methods |
US201213498884A | 2012-03-28 | 2012-03-28 | |
US14/089,094 US9065453B2 (en) | 2009-10-15 | 2013-11-25 | Signal distribution networks and related methods |
Related Parent Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/498,884 Continuation US8610474B2 (en) | 2009-10-15 | 2010-10-09 | Signal distribution networks and related methods |
PCT/US2010/052115 Continuation WO2011046845A2 (en) | 2009-10-15 | 2010-10-09 | Signal distribution networks and related methods |
Publications (2)
Publication Number | Publication Date |
---|---|
US20140333356A1 US20140333356A1 (en) | 2014-11-13 |
US9065453B2 true US9065453B2 (en) | 2015-06-23 |
Family
ID=43876807
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/498,884 Expired - Fee Related US8610474B2 (en) | 2009-10-15 | 2010-10-09 | Signal distribution networks and related methods |
US14/089,094 Expired - Fee Related US9065453B2 (en) | 2009-10-15 | 2013-11-25 | Signal distribution networks and related methods |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/498,884 Expired - Fee Related US8610474B2 (en) | 2009-10-15 | 2010-10-09 | Signal distribution networks and related methods |
Country Status (2)
Country | Link |
---|---|
US (2) | US8610474B2 (en) |
WO (1) | WO2011046845A2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20190149154A1 (en) * | 2016-08-02 | 2019-05-16 | Altera Corporation | Dynamic clock-data phase alignment in a source synchronous interface circuit |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2011046845A2 (en) * | 2009-10-15 | 2011-04-21 | Rambus Inc. | Signal distribution networks and related methods |
US20120218001A1 (en) | 2009-11-12 | 2012-08-30 | Rambus Inc. | Techniques for Phase Detection |
CN102420444B (en) * | 2011-09-15 | 2014-06-11 | 凹凸电子(武汉)有限公司 | Single wire communication system and single wire communication implementing method |
US20140035649A1 (en) * | 2012-07-31 | 2014-02-06 | Fujitsu Limited | Tuned resonant clock distribution system |
EP2849022B1 (en) * | 2013-09-12 | 2016-05-25 | Socionext Inc. | Circuitry useful for clock generation and distribution |
US9160274B2 (en) * | 2014-01-28 | 2015-10-13 | Taiwan Semiconductor Manufacturing Co., Ltd. | FinFET varactor |
US9871504B2 (en) * | 2016-02-16 | 2018-01-16 | Analog Devices, Inc. | Differential phase adjustment of clock input signals |
US10802533B2 (en) * | 2016-02-17 | 2020-10-13 | Jariet Technologies, Inc. | Band-pass clock distribution networks |
US20180083473A1 (en) * | 2016-09-16 | 2018-03-22 | Qualcomm Incorporated | Variable capacitor series tuning configuration |
JP6781670B2 (en) * | 2017-06-16 | 2020-11-04 | 日本電信電話株式会社 | amplifier |
WO2019029819A1 (en) * | 2017-08-11 | 2019-02-14 | Telefonaktiebolaget Lm Ericsson (Publ) | Integrated circuit with clock distribution |
US11526650B1 (en) * | 2021-03-31 | 2022-12-13 | Cadence Design Systems, Inc. | Switching power aware driver resizing by considering net activity in buffering algorithm |
US20230091086A1 (en) * | 2021-09-22 | 2023-03-23 | Intel Corporation | Transmission-line-based resonant quadrature clock distribution with harmonic filtering |
Citations (60)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5428317A (en) | 1994-09-06 | 1995-06-27 | Motorola, Inc. | Phase locked loop with low power feedback path and method of operation |
US5534825A (en) | 1992-12-25 | 1996-07-09 | Murata Manufacturing Co., Ltd. | Volage-controlled oscillation circuit with an impedance element for carrier-to-noise compensation |
US5751665A (en) | 1995-07-14 | 1998-05-12 | Oki Electric Industry Co., Ltd. | Clock distributing circuit |
US6111448A (en) | 1997-09-10 | 2000-08-29 | Nec Corporation | Clock signal distribution circuit |
US20020008556A1 (en) * | 1997-03-05 | 2002-01-24 | Manning Troy A. | Delay-locked loop with binary-coupled capacitor |
US6396316B1 (en) | 2000-09-21 | 2002-05-28 | Sun Microsystems, Inc. | Clock buffer with LC circuit for jitter reduction |
US6426661B1 (en) | 2001-08-20 | 2002-07-30 | International Business Machines Corporation | Clock distribution with constant delay clock buffer circuit |
US6477657B1 (en) | 1999-04-29 | 2002-11-05 | Intel Corporation | Circuit for I/O clock generation |
US6549765B2 (en) * | 1998-05-29 | 2003-04-15 | Silicon Laboratories, Inc. | Phase locked loop circuitry for synthesizing high-frequency signals and associated method |
US6608530B1 (en) | 2001-12-14 | 2003-08-19 | Cypress Semiconductor Corp. | Enhanced ZDB feedback methodology utilizing binary weighted techniques |
US6647081B2 (en) | 2001-12-12 | 2003-11-11 | Emulex Corporation | Phase-locked loop (PLL) circuit for selectively correcting clock skew in different modes |
US6661736B2 (en) | 2001-05-14 | 2003-12-09 | Sony Computer Entertainment Inc. | Apparatus and method for distributing a clock signal on a large scale integrated circuit |
US6696829B1 (en) | 2001-11-16 | 2004-02-24 | Rambus Inc. | Self-resetting phase locked loop |
US6700421B1 (en) | 2000-09-26 | 2004-03-02 | Sun Microsystems, Inc. | Method and apparatus for reducing power consumption |
US6720810B1 (en) | 2002-06-14 | 2004-04-13 | Xilinx, Inc. | Dual-edge-correcting clock synchronization circuit |
US6760575B2 (en) * | 1998-05-29 | 2004-07-06 | Silicon Laboratories, Inc. | Method and apparatus for generating a variable capacitance for synthesizing high-frequency signals for wireless communications |
US20040135605A1 (en) | 2002-12-30 | 2004-07-15 | Dae-Hyun Chung | Delay locked loops having delay time compensation and methods for compensating for delay time of the delay locked loops |
US6798259B2 (en) | 2001-08-03 | 2004-09-28 | Micron Technology, Inc. | System and method to improve the efficiency of synchronous mirror delays and delay locked loops |
US6798256B1 (en) | 2003-04-30 | 2004-09-28 | Intel Corporation | Resonant buffer apparatus, method, and system |
US6809600B2 (en) | 2001-09-17 | 2004-10-26 | Rambus Inc. | Dual loop phase lock loops using dual voltage supply regulators |
US6812753B2 (en) | 2001-08-29 | 2004-11-02 | Micron Technology, Inc. | System and method for skew compensating a clock signal and for capturing a digital signal using the skew compensated clock signal |
US6839301B2 (en) | 2003-04-28 | 2005-01-04 | Micron Technology, Inc. | Method and apparatus for improving stability and lock time for synchronous circuits |
US20050030076A1 (en) | 2003-05-30 | 2005-02-10 | The Regents Of The University Of California | Distributed delay-locked-based clock and data recovery systems |
US6882182B1 (en) * | 2003-09-23 | 2005-04-19 | Xilinx, Inc. | Tunable clock distribution system for reducing power dissipation |
US6882195B2 (en) | 2002-07-12 | 2005-04-19 | Ics Technologies, Inc. | Signal timing adjustment circuit with external resistor |
US6897699B1 (en) | 2002-07-19 | 2005-05-24 | Rambus Inc. | Clock distribution network with process, supply-voltage, and temperature compensation |
US6927638B2 (en) | 2003-09-29 | 2005-08-09 | Intel Corporation | PLL with multiple tuning loops |
US7009407B2 (en) | 2004-02-19 | 2006-03-07 | Micron Technology, Inc. | Delay lock circuit having self-calibrating loop |
US7042259B2 (en) | 2004-03-31 | 2006-05-09 | Intel Corporation | Adaptive frequency clock generation system |
US20060097803A1 (en) * | 1999-01-22 | 2006-05-11 | John Wood | Electronic circuitry |
US7126407B2 (en) | 2002-10-25 | 2006-10-24 | Koninklijke Philips Electronics N.V. | Method and device for generating a clock signal with predetermined clock signal properties |
US20070103213A1 (en) * | 1999-01-22 | 2007-05-10 | Multigig, Ltd. | Electronic Circuitry |
US20070209028A1 (en) | 2003-11-24 | 2007-09-06 | International Business Machines Corperation | Resonant tree driven clock distribution grid |
US20070285179A1 (en) * | 2006-05-08 | 2007-12-13 | Elpida Memory, Inc. | Signal distribution architecture and semiconductor device |
US20080054966A1 (en) * | 2006-09-05 | 2008-03-06 | Fujitsu Limited | Jitter reduction circuit |
US20080079444A1 (en) * | 2006-09-28 | 2008-04-03 | Medtronic, Inc. | Capacitive interface circuit for low power sensor system |
US20080079649A1 (en) * | 2006-09-28 | 2008-04-03 | Farrokh Mohamadi | Electronically scanned array having a transmission line distributed oscillator and switch-mode amplifier |
US7368961B2 (en) | 2005-12-22 | 2008-05-06 | Rambus Inc. | Clock distribution network supporting low-power mode |
US20080111633A1 (en) * | 2006-11-09 | 2008-05-15 | International Business Machines Corporation | Systems and Arrangements for Controlling Phase Locked Loop |
US7391251B1 (en) * | 2005-11-07 | 2008-06-24 | Pericom Semiconductor Corp. | Pre-emphasis and de-emphasis emulation and wave shaping using a programmable delay without using a clock |
US20080150605A1 (en) | 2006-12-01 | 2008-06-26 | The Regents Of The University Of Michigan | Clock Distribution Network Architecture with Clock Skew Management |
US20080150668A1 (en) | 2005-07-19 | 2008-06-26 | Lctank Llc | Generating Variable Inductances by Altering the Physical Characteristics of Inductors Connected in Parallel |
US20080169888A1 (en) * | 2007-01-17 | 2008-07-17 | Sony Corporation And Sony Electronics Inc. | System and method for effectively performing a clock signal distribution procedure |
WO2008144152A1 (en) | 2007-05-22 | 2008-11-27 | Rambus Inc. | Injection-locked clock multiplier |
US7459940B2 (en) | 2007-04-02 | 2008-12-02 | International Business Machines Corporation | Local clock buffer (LCB) with asymmetric inductive peaking |
US20090027085A1 (en) | 2007-05-23 | 2009-01-29 | Cyclos Semiconductor, Inc. | Resonant clock and interconnect architecture for digital devices with multiple clock networks |
US7511588B2 (en) | 2005-07-19 | 2009-03-31 | Lctank Llc | Flux linked LC tank circuits forming distributed clock networks |
US20090207961A1 (en) * | 2008-02-14 | 2009-08-20 | Kabushiki Kaisha Toshiba | Phase synchronization circuit and receiver having the same |
US20090231005A1 (en) | 2005-08-26 | 2009-09-17 | Tektronix International Sales Gmbh | Phase Controllable Multichannel Signal Generator |
US20090231002A1 (en) | 2006-09-14 | 2009-09-17 | Rambus, Inc. | Power supply noise rejection in pll or dll circuits |
US20100066416A1 (en) * | 2008-09-16 | 2010-03-18 | Atsushi Ohara | Digitally-controlled oscillator, frequency synthesizer and radio communication device |
US20100301910A1 (en) * | 2009-05-26 | 2010-12-02 | Nec Electronics Corporation | Frequency synthesizer |
US20110215848A1 (en) * | 2010-03-02 | 2011-09-08 | Silicon Laboratories Inc. | Frequency synthesizer |
US20120068743A1 (en) * | 2009-09-10 | 2012-03-22 | Broadcom Corporation | Feedback-Based Linearization of Voltage Controlled Oscillator |
US8198930B2 (en) * | 2009-10-30 | 2012-06-12 | Rambus Inc. | Reducing power-supply-induced jitter in a clock-distribution circuit |
US20120187988A1 (en) * | 2009-10-15 | 2012-07-26 | Rambus Inc. | Signal Distribution Networks and Related Methods |
US20120194236A1 (en) * | 2010-08-18 | 2012-08-02 | International Business Machines Corporation | Implementing phase locked loop (pll) with enhanced locking capability with a wide range dynamic reference clock |
US20120218001A1 (en) * | 2009-11-12 | 2012-08-30 | Rambus Inc. | Techniques for Phase Detection |
US20130082790A1 (en) * | 2011-09-30 | 2013-04-04 | Freescale Semiconductor, Inc. | Voltage-controlled oscillators and related systems |
US20130106476A1 (en) * | 2011-10-28 | 2013-05-02 | St-Ericsson Sa | Temperature compensation in a pll |
-
2010
- 2010-10-09 WO PCT/US2010/052115 patent/WO2011046845A2/en active Application Filing
- 2010-10-09 US US13/498,884 patent/US8610474B2/en not_active Expired - Fee Related
-
2013
- 2013-11-25 US US14/089,094 patent/US9065453B2/en not_active Expired - Fee Related
Patent Citations (67)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5534825A (en) | 1992-12-25 | 1996-07-09 | Murata Manufacturing Co., Ltd. | Volage-controlled oscillation circuit with an impedance element for carrier-to-noise compensation |
US5428317A (en) | 1994-09-06 | 1995-06-27 | Motorola, Inc. | Phase locked loop with low power feedback path and method of operation |
US5751665A (en) | 1995-07-14 | 1998-05-12 | Oki Electric Industry Co., Ltd. | Clock distributing circuit |
US6483757B2 (en) * | 1997-03-05 | 2002-11-19 | Micron Technology, Inc. | Delay-locked loop with binary-coupled capacitor |
US20020008556A1 (en) * | 1997-03-05 | 2002-01-24 | Manning Troy A. | Delay-locked loop with binary-coupled capacitor |
US6111448A (en) | 1997-09-10 | 2000-08-29 | Nec Corporation | Clock signal distribution circuit |
US6760575B2 (en) * | 1998-05-29 | 2004-07-06 | Silicon Laboratories, Inc. | Method and apparatus for generating a variable capacitance for synthesizing high-frequency signals for wireless communications |
US6549765B2 (en) * | 1998-05-29 | 2003-04-15 | Silicon Laboratories, Inc. | Phase locked loop circuitry for synthesizing high-frequency signals and associated method |
US7353011B2 (en) * | 1998-05-29 | 2008-04-01 | Silicon Laboratories Inc. | Method and apparatus for operating a PLL for synthesizing high-frequency signals for wireless communications |
US20060097803A1 (en) * | 1999-01-22 | 2006-05-11 | John Wood | Electronic circuitry |
US20070103213A1 (en) * | 1999-01-22 | 2007-05-10 | Multigig, Ltd. | Electronic Circuitry |
US20120286882A1 (en) * | 1999-01-22 | 2012-11-15 | Multigig, Inc. | Electronic circuitry |
US6477657B1 (en) | 1999-04-29 | 2002-11-05 | Intel Corporation | Circuit for I/O clock generation |
US6396316B1 (en) | 2000-09-21 | 2002-05-28 | Sun Microsystems, Inc. | Clock buffer with LC circuit for jitter reduction |
US6700421B1 (en) | 2000-09-26 | 2004-03-02 | Sun Microsystems, Inc. | Method and apparatus for reducing power consumption |
US6661736B2 (en) | 2001-05-14 | 2003-12-09 | Sony Computer Entertainment Inc. | Apparatus and method for distributing a clock signal on a large scale integrated circuit |
US6798259B2 (en) | 2001-08-03 | 2004-09-28 | Micron Technology, Inc. | System and method to improve the efficiency of synchronous mirror delays and delay locked loops |
US6426661B1 (en) | 2001-08-20 | 2002-07-30 | International Business Machines Corporation | Clock distribution with constant delay clock buffer circuit |
US6812753B2 (en) | 2001-08-29 | 2004-11-02 | Micron Technology, Inc. | System and method for skew compensating a clock signal and for capturing a digital signal using the skew compensated clock signal |
US6809600B2 (en) | 2001-09-17 | 2004-10-26 | Rambus Inc. | Dual loop phase lock loops using dual voltage supply regulators |
US6696829B1 (en) | 2001-11-16 | 2004-02-24 | Rambus Inc. | Self-resetting phase locked loop |
US6647081B2 (en) | 2001-12-12 | 2003-11-11 | Emulex Corporation | Phase-locked loop (PLL) circuit for selectively correcting clock skew in different modes |
US6608530B1 (en) | 2001-12-14 | 2003-08-19 | Cypress Semiconductor Corp. | Enhanced ZDB feedback methodology utilizing binary weighted techniques |
US6720810B1 (en) | 2002-06-14 | 2004-04-13 | Xilinx, Inc. | Dual-edge-correcting clock synchronization circuit |
US6882195B2 (en) | 2002-07-12 | 2005-04-19 | Ics Technologies, Inc. | Signal timing adjustment circuit with external resistor |
US6897699B1 (en) | 2002-07-19 | 2005-05-24 | Rambus Inc. | Clock distribution network with process, supply-voltage, and temperature compensation |
US7126407B2 (en) | 2002-10-25 | 2006-10-24 | Koninklijke Philips Electronics N.V. | Method and device for generating a clock signal with predetermined clock signal properties |
US20040135605A1 (en) | 2002-12-30 | 2004-07-15 | Dae-Hyun Chung | Delay locked loops having delay time compensation and methods for compensating for delay time of the delay locked loops |
US6839301B2 (en) | 2003-04-28 | 2005-01-04 | Micron Technology, Inc. | Method and apparatus for improving stability and lock time for synchronous circuits |
US6798256B1 (en) | 2003-04-30 | 2004-09-28 | Intel Corporation | Resonant buffer apparatus, method, and system |
US20050030076A1 (en) | 2003-05-30 | 2005-02-10 | The Regents Of The University Of California | Distributed delay-locked-based clock and data recovery systems |
US6882182B1 (en) * | 2003-09-23 | 2005-04-19 | Xilinx, Inc. | Tunable clock distribution system for reducing power dissipation |
US6927638B2 (en) | 2003-09-29 | 2005-08-09 | Intel Corporation | PLL with multiple tuning loops |
US20070209028A1 (en) | 2003-11-24 | 2007-09-06 | International Business Machines Corperation | Resonant tree driven clock distribution grid |
US7009407B2 (en) | 2004-02-19 | 2006-03-07 | Micron Technology, Inc. | Delay lock circuit having self-calibrating loop |
US7042259B2 (en) | 2004-03-31 | 2006-05-09 | Intel Corporation | Adaptive frequency clock generation system |
US20080150668A1 (en) | 2005-07-19 | 2008-06-26 | Lctank Llc | Generating Variable Inductances by Altering the Physical Characteristics of Inductors Connected in Parallel |
US7511588B2 (en) | 2005-07-19 | 2009-03-31 | Lctank Llc | Flux linked LC tank circuits forming distributed clock networks |
US20090231005A1 (en) | 2005-08-26 | 2009-09-17 | Tektronix International Sales Gmbh | Phase Controllable Multichannel Signal Generator |
US7391251B1 (en) * | 2005-11-07 | 2008-06-24 | Pericom Semiconductor Corp. | Pre-emphasis and de-emphasis emulation and wave shaping using a programmable delay without using a clock |
US7368961B2 (en) | 2005-12-22 | 2008-05-06 | Rambus Inc. | Clock distribution network supporting low-power mode |
US20070285179A1 (en) * | 2006-05-08 | 2007-12-13 | Elpida Memory, Inc. | Signal distribution architecture and semiconductor device |
US20080054966A1 (en) * | 2006-09-05 | 2008-03-06 | Fujitsu Limited | Jitter reduction circuit |
US20090231002A1 (en) | 2006-09-14 | 2009-09-17 | Rambus, Inc. | Power supply noise rejection in pll or dll circuits |
US20110267212A1 (en) * | 2006-09-28 | 2011-11-03 | Medtronic, Inc. | Capacitive interface circuit for low power sensor system |
US20080079649A1 (en) * | 2006-09-28 | 2008-04-03 | Farrokh Mohamadi | Electronically scanned array having a transmission line distributed oscillator and switch-mode amplifier |
US20080079444A1 (en) * | 2006-09-28 | 2008-04-03 | Medtronic, Inc. | Capacitive interface circuit for low power sensor system |
US20080111633A1 (en) * | 2006-11-09 | 2008-05-15 | International Business Machines Corporation | Systems and Arrangements for Controlling Phase Locked Loop |
US20080303552A1 (en) | 2006-12-01 | 2008-12-11 | The Regents Of The University Of Michigan | Clock Distribution Network Architecture for Resonant-Clocked Systems |
US20080303576A1 (en) | 2006-12-01 | 2008-12-11 | The Regents Of The University Of Michigan | Clock Distribution Network Architecture with Resonant Clock Gating |
US20080150605A1 (en) | 2006-12-01 | 2008-06-26 | The Regents Of The University Of Michigan | Clock Distribution Network Architecture with Clock Skew Management |
US20080169888A1 (en) * | 2007-01-17 | 2008-07-17 | Sony Corporation And Sony Electronics Inc. | System and method for effectively performing a clock signal distribution procedure |
US7459940B2 (en) | 2007-04-02 | 2008-12-02 | International Business Machines Corporation | Local clock buffer (LCB) with asymmetric inductive peaking |
WO2008144152A1 (en) | 2007-05-22 | 2008-11-27 | Rambus Inc. | Injection-locked clock multiplier |
US20090027085A1 (en) | 2007-05-23 | 2009-01-29 | Cyclos Semiconductor, Inc. | Resonant clock and interconnect architecture for digital devices with multiple clock networks |
US20090207961A1 (en) * | 2008-02-14 | 2009-08-20 | Kabushiki Kaisha Toshiba | Phase synchronization circuit and receiver having the same |
US20100066416A1 (en) * | 2008-09-16 | 2010-03-18 | Atsushi Ohara | Digitally-controlled oscillator, frequency synthesizer and radio communication device |
US20100301910A1 (en) * | 2009-05-26 | 2010-12-02 | Nec Electronics Corporation | Frequency synthesizer |
US20120068743A1 (en) * | 2009-09-10 | 2012-03-22 | Broadcom Corporation | Feedback-Based Linearization of Voltage Controlled Oscillator |
US20120187988A1 (en) * | 2009-10-15 | 2012-07-26 | Rambus Inc. | Signal Distribution Networks and Related Methods |
US8610474B2 (en) * | 2009-10-15 | 2013-12-17 | Rambus Inc. | Signal distribution networks and related methods |
US8198930B2 (en) * | 2009-10-30 | 2012-06-12 | Rambus Inc. | Reducing power-supply-induced jitter in a clock-distribution circuit |
US20120218001A1 (en) * | 2009-11-12 | 2012-08-30 | Rambus Inc. | Techniques for Phase Detection |
US20110215848A1 (en) * | 2010-03-02 | 2011-09-08 | Silicon Laboratories Inc. | Frequency synthesizer |
US20120194236A1 (en) * | 2010-08-18 | 2012-08-02 | International Business Machines Corporation | Implementing phase locked loop (pll) with enhanced locking capability with a wide range dynamic reference clock |
US20130082790A1 (en) * | 2011-09-30 | 2013-04-04 | Freescale Semiconductor, Inc. | Voltage-controlled oscillators and related systems |
US20130106476A1 (en) * | 2011-10-28 | 2013-05-02 | St-Ericsson Sa | Temperature compensation in a pll |
Non-Patent Citations (12)
Title |
---|
Balamurugan, Ganesh, et al., "A Scalable 5-15 Gbps, 14-75 mW Low-Power I/O Transceiver in 65 nm CMOS", IEEE Journal of Solid-State Circuits, vol. 43, No. 4, Apr. 2008. 10 Pages. |
Basit, Haris, Practical Multi-Gigahertz Clocks for ASIC and COT Designs. DesignCon 2004 pp. 18. |
Johnson et al., "A Variable Delay Line PLL for CPU-Coprocessor Synchronization," IEEE Journal of Solid-State Circuits, vol. 23, No. 5, Oct. 1998, pp. 1218-1223. 7 pages. |
Jose, Anup et al., "Distributed Loss-Compensation Techniques for Energy-Efficient Low-latency On-Cip Communication", IEEE Journal of Solid-State Circuits, vol. 42, No. 6, Jun. 2007. 10 Pages. |
Krishnaswamy, Harish et al., "A Fully Integrated 24GHz 4-Channel Phased-Array transceiver in 0.13um CMOS Based on a Variable Phase Ring Oscillator and PLL Architecture", 2007 IEEE International Solid-State Circuits Conference, ISSCC 2007/Session 6/UWB and mm-Wave Communications Systems/6.7. 3 Pages. |
Moon et al., "An All-Analog Multiphase Delay-Locked Loop Using a Replica Delay Line for Wide-Range Operation and Low-Jitter Performance," IEEE Journal of Solid-State Circuits, vol. 35, No. 3, Mar. 2000, pp. 377-384. 8 pages. |
O'Mahony, Frank et al., "A 10-GHz Global Clock Distribution Using Coupled Standing-Wave Oscillators", IEEE Journal of Solid-State Circuits, vol. 38, No. 11, Nov. 2003. 8 Pages. |
PCT International Search report and the Written Opinion dated Jun. 23, 2011 re Int'l Application No. PCT/US2010/052115. 8 Pages. |
Poulton, John, et al, "A 14-mW 6.25-Gb/s Transceiver in 90-nm CMOS", IEEE Journal of Solid-State Circuits. Dec. 2007, pp. 2745-2757, vol. 42, No. 12. 13 pages. |
Roon, Tony van, "Phase-Locked Loops," Phase-Locked Loop Tutorial, PLL, Copyright 2001, Last updated Sep. 27, 2005, Downloaded from http://www/uoguelph.ca/-antoon/gadgets/pll/pll-html. 10 pages. |
Yasyda et al., "A Dynamically Phase Adjusting PLL with a Variable Delay," IEEE 2001, pp. 275-280. 6 pages. |
Zilic, Zelijko, "Phase- and Delay-Locked Loop Clock Control in Digital Systems," TechOnLine Publication, Aug. 17, 2001. 4 pages. |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20190149154A1 (en) * | 2016-08-02 | 2019-05-16 | Altera Corporation | Dynamic clock-data phase alignment in a source synchronous interface circuit |
US10439615B2 (en) * | 2016-08-02 | 2019-10-08 | Altera Corporation | Dynamic clock-data phase alignment in a source synchronous interface circuit |
Also Published As
Publication number | Publication date |
---|---|
WO2011046845A2 (en) | 2011-04-21 |
US20140333356A1 (en) | 2014-11-13 |
WO2011046845A3 (en) | 2011-08-18 |
US20120187988A1 (en) | 2012-07-26 |
US8610474B2 (en) | 2013-12-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9065453B2 (en) | Signal distribution networks and related methods | |
US6870411B2 (en) | Phase synchronizing circuit | |
US8207795B2 (en) | Delay cell of ring oscillator and associated method | |
US5561398A (en) | LC-tuned voltage controlled ring oscillator | |
US8310294B2 (en) | Low-power clock generation and distribution circuitry | |
US7880551B2 (en) | Systems and methods for distributing a clock signal | |
CN1937410B (en) | Adaptive process and temperature compensated high frequency ring-oscillating phase-locking ring circuit | |
US7782103B2 (en) | Phase adjustment circuit | |
US7323918B1 (en) | Mutual-interpolating delay-locked loop for high-frequency multiphase clock generation | |
US20070069780A1 (en) | Delay cell of voltage controlled delay line using digital and analog control scheme | |
US10756741B2 (en) | Apparatus and methods for rotary traveling wave oscillators | |
JP4420674B2 (en) | Integrated serial-parallel and parallel-serial high-speed transceiver | |
US7952435B2 (en) | Phase locked loop and method for compensating temperature thereof | |
US20140079169A1 (en) | Resonant clock amplifier with a digitally tunable delay | |
CN102938644A (en) | Digitally controlled oscillator | |
US20060267693A1 (en) | VCO digital range selection | |
US20150280645A1 (en) | Inductive-Capacitive (LC) Voltage Controlled Oscillator (VCO) Having Tuning Range Controlled By A Digital-To-Analog Converter (DAC) With Programmable Tail Current | |
CN101527566A (en) | Current device for phase-locked loop and method thereof | |
JP2017135629A (en) | Power amplification circuit | |
US9356509B2 (en) | Reference current generator with switch capacitor | |
CN112042122A (en) | Power supply compensation delay unit | |
CN111211776A (en) | Phase-locked loop circuit | |
US10530323B2 (en) | Methods and apparatus of adjusting delays of signals | |
CN110830007A (en) | Low-phase-noise broadband ring oscillator | |
US20230091086A1 (en) | Transmission-line-based resonant quadrature clock distribution with harmonic filtering |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: RAMBUS INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ARYANFAR, FARSHID;LEE, HAE-CHANG;CHANG, KUN-YUNG;AND OTHERS;SIGNING DATES FROM 20101015 TO 20110325;REEL/FRAME:033500/0332 |
|
AS | Assignment |
Owner name: SILICON IMAGE, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:RAMBUS INC.;REEL/FRAME:034807/0001 Effective date: 20141223 |
|
AS | Assignment |
Owner name: SILICON IMAGE, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:RAMBUS INC.;REEL/FRAME:035141/0390 Effective date: 20141223 |
|
AS | Assignment |
Owner name: JEFFERIES FINANCE LLC, NEW YORK Free format text: SECURITY INTEREST;ASSIGNORS:LATTICE SEMICONDUCTOR CORPORATION;SIBEAM, INC.;SILICON IMAGE, INC.;AND OTHERS;REEL/FRAME:035220/0226 Effective date: 20150310 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: LATTICE SEMICONDUCTOR CORPORATION, OREGON Free format text: MERGER;ASSIGNOR:SILICON IMAGE, INC.;REEL/FRAME:036419/0792 Effective date: 20150513 |
|
CC | Certificate of correction | ||
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: LATTICE SEMICONDUCTOR CORPORATION, OREGON Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JEFFERIES FINANCE LLC;REEL/FRAME:041905/0860 Effective date: 20170307 Owner name: QUALCOMM INCORPORATED, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LATTICE SEMICONDUCTOR CORPORATION;SIBEAM, INC.;REEL/FRAME:041905/0814 Effective date: 20170302 Owner name: DVDO, INC., OREGON Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JEFFERIES FINANCE LLC;REEL/FRAME:041905/0860 Effective date: 20170307 Owner name: SILICON IMAGE, INC., OREGON Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JEFFERIES FINANCE LLC;REEL/FRAME:041905/0860 Effective date: 20170307 Owner name: SIBEAM, INC., OREGON Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JEFFERIES FINANCE LLC;REEL/FRAME:041905/0860 Effective date: 20170307 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: DVDO, INC., OREGON Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JEFFERIES FINANCE LLC;REEL/FRAME:049827/0326 Effective date: 20190517 Owner name: SILICON IMAGE, INC., OREGON Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JEFFERIES FINANCE LLC;REEL/FRAME:049827/0326 Effective date: 20190517 Owner name: LATTICE SEMICONDUCTOR CORPORATION, OREGON Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JEFFERIES FINANCE LLC;REEL/FRAME:049827/0326 Effective date: 20190517 Owner name: SIBEAM, INC., OREGON Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JEFFERIES FINANCE LLC;REEL/FRAME:049827/0326 Effective date: 20190517 |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20190623 |