US7705664B2 - Current mirror circuit having drain-source voltage clamp - Google Patents

Current mirror circuit having drain-source voltage clamp Download PDF

Info

Publication number
US7705664B2
US7705664B2 US12/204,287 US20428708A US7705664B2 US 7705664 B2 US7705664 B2 US 7705664B2 US 20428708 A US20428708 A US 20428708A US 7705664 B2 US7705664 B2 US 7705664B2
Authority
US
United States
Prior art keywords
coupled
fet
bias
circuit
current
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US12/204,287
Other versions
US20090001959A1 (en
Inventor
Qiang Tang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
US Bank NA
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology Inc filed Critical Micron Technology Inc
Priority to US12/204,287 priority Critical patent/US7705664B2/en
Publication of US20090001959A1 publication Critical patent/US20090001959A1/en
Application granted granted Critical
Publication of US7705664B2 publication Critical patent/US7705664B2/en
Assigned to U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT reassignment U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MICRON TECHNOLOGY, INC.
Assigned to MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT reassignment MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT PATENT SECURITY AGREEMENT Assignors: MICRON TECHNOLOGY, INC.
Assigned to U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT reassignment U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Assignors: MICRON TECHNOLOGY, INC.
Assigned to JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT reassignment JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MICRON SEMICONDUCTOR PRODUCTS, INC., MICRON TECHNOLOGY, INC.
Assigned to MICRON TECHNOLOGY, INC. reassignment MICRON TECHNOLOGY, INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Assigned to MICRON TECHNOLOGY, INC. reassignment MICRON TECHNOLOGY, INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Assigned to MICRON SEMICONDUCTOR PRODUCTS, INC., MICRON TECHNOLOGY, INC. reassignment MICRON SEMICONDUCTOR PRODUCTS, INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
    • G05F3/02—Regulating voltage or current
    • G05F3/08—Regulating voltage or current wherein the variable is dc
    • G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
    • G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
    • G05F3/20—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
    • G05F3/26—Current mirrors
    • G05F3/262—Current mirrors using field-effect transistors only

Definitions

  • the present invention relates generally to current sources, and more specifically, to current mirror circuits providing an output current based on a reference current.
  • FIG. 1 illustrates a conventional p-channel metal-oxide-semiconductor (PMOS) current mirror circuit 100 . Although shown in FIG. 1 and described below with respect to PMOS transistors, the following discussion applies to n-channel metal-oxide-semiconductor (NMOS) current mirror circuits as well.
  • the current mirror circuit 100 includes a first PMOS transistor 110 coupled to a voltage supply providing voltage Vcc. A drain of the PMOS transistor 110 is coupled to a gate and further coupled to a current source 114 that establishes a reference current Iref through the first PMOS transistor.
  • the current mirror circuit 100 further includes a second PMOS transistor 120 coupled to the voltage supply and having a gate coupled to the gate of the first PMOS transistor 110 .
  • the PMOS transistor 120 is matched to the PMOS transistor 110 , that is, the PMOS transistor 120 has the same transistor characteristics as the PMOS transistor 110 .
  • the Vgs of the PMOS transistor 120 is set to the Vgs of the PMOS transistor 110 , and consequently, the PMOS transistor 120 conducts an output current Iout that is equal to Iref.
  • Ids (1/2) ⁇ Cox ( W/L )( Vgs ⁇ Vth ) 2 (1)
  • Iout i.e., Ids for PMOS transistor 120
  • Iref i.e., Ids for PMOS transistor 110
  • equation (1) is a simplified equation for drain current that does not account for channel length modulation.
  • channel length modulation can be ignored as in equation (1) and provide a good approximation of drain current.
  • the effect of channel length modulation on drain current Ids becomes more significant, enough so that changes in Vds for a given Vgs can cause variation of the Ids that is unacceptable in applications that rely on a consistent magnitude of current for Iout.
  • the Vgs of the PMOS 120 is set by the PMOS transistor 110 and current source 114 .
  • the Vds of the PMOS 120 can vary for several reasons, for example, fluctuation of Vcc provided by the voltage supply, changes in operating temperature, and the like. Utilizing transistors for the PMOS transistors 110 , 120 having longer channel length can be used to reduce variations in the Ids current due to reduced effect of channel length modulation. The longer channel length transistors, however, occupy greater space on a semiconductor substrate, and can also having decreased response time in comparison to transistors having shorter channel length. Both of these results are generally viewed as undesirable.
  • FIG. 1 is a schematic diagram of a conventional current mirror circuit.
  • FIG. 2 is a schematic diagram of a current mirror circuit according to an embodiment of the present invention.
  • FIG. 3 is a schematic diagram of a current mirror circuit according to another embodiment of the present invention.
  • FIG. 4 is a schematic diagram of a current mirror circuit according to another embodiment of the present invention.
  • FIG. 5 is a schematic diagram of a current mirror circuit according to another embodiment of the present invention.
  • FIG. 6 is a block diagram of a memory system including a current mirror circuit according to an embodiment of the present invention.
  • FIG. 7 is a block diagram of a processor-based system including the memory system of FIG. 6 .
  • FIG. 2 illustrates a current mirror circuit 200 according to an embodiment of the present invention.
  • the current mirror circuit 200 includes the PMOS transistors 110 and 120 and current reference source 114 , previously described with reference to the conventional current mirror circuit 100 shown in FIG. 1 . Additionally, the current mirror circuit 200 includes a PMOS transistor 210 to isolate the drain of the PMOS transistor 120 from an output 140 , and further includes a clamp circuit 220 coupled to the power supply Vcc, the node 134 , and the PMOS transistor 210 .
  • the reference current Iref is mirrored to an output current Iout provided at the output 140 .
  • the current mirror circuit 200 is less susceptible to Iout variation caused by channel length modulation than conventionally designed current mirror circuits, such as the current mirror circuit 100 .
  • the clamp circuit 220 included in the current mirror circuit 200 is configured to stabilize Vds across the PMOS transistor 120 to the voltage that is set by the Vds (and Vgs) of the PMOS transistor 110 .
  • the clamp circuit 220 further biases the PMOS transistor 210 , which as previously mentioned, isolates the drain of the PMOS transistor 210 so that the voltage of the node 134 can be clamped.
  • FIG. 3 illustrates the current mirror circuit 200 with a clamp circuit 220 according to an embodiment of the invention.
  • the clamp circuit 220 of FIG. 3 includes a PMOS transistor 310 and a reference current source 320 providing a reference current Irefc that is equal to Iref provided by the current source 114 .
  • the PMOS transistor 310 is preferably matched to the PMOS transistors 110 and 120 .
  • the Vgs of the PMOS transistor 310 is set by Irefc.
  • the Vds of the PMOS transistor 120 is stabilized by coupling the gate of the PMOS transistor 310 to the drain of the PMOS transistor 120 thereby setting the Vds of the PMOS transistor 120 to the Vgs of the PMOS transistor 310 .
  • the Vgs of the PMOS transistor 310 stabilizes the Vds across the PMOS transistor 120 to reduce fluctuations in the Iout current.
  • FIG. 4 illustrates a current mirror circuit 200 with the clamp circuit 220 having a reference current source 320 ( FIG. 3 ) according to an embodiment of the invention.
  • the current source 320 is represented in FIG. 4 by NMOS transistors 410 , 430 , and PMOS transistor 420 .
  • the PMOS transistor 420 is matched with the PMOS transistor 310 , and the two NMOS transistors 410 , 430 are matched to saturated NMOS transistor 414 , which represents the current source 114 in the embodiment of FIG. 4 .
  • the PMOS transistor 420 is coupled so that its Vgs is equal to the Vgs of the PMOS transistor 110 , thereby setting the Vds of the PMOS transistor 420 equal to the Vds of the PMOS transistor 110 .
  • the current through the NMOS transistor 430 will be equal to Iref current through the NMOS transistor 414 .
  • the Vgs of the PMOS transistor 310 is equal to the Vds of the PMOS transistor 110 , which is used to stabilize the Vds of the PMOS transistor 120 and reduce Iout variations, as previously described.
  • the Irefc current through the PMOS transistor 310 can vary as voltage, temperature and loading vary.
  • the Vgs of the PMOS transistor 310 will consequently vary as well.
  • the varying Vgs of the PMOS transistor 310 will affect the Vds across the PMOS transistor 120 , which as previously explained causes Iout current variation, the degree of variation of Vgs is less than for an unclamped Vds of the PMOS transistor 120 due to the square-law relationship between drain current and Vgs of the PMOS transistor 310 .
  • ⁇ Vgs [ 2 I N2 — 1 / ⁇ p /Cox/ ( W P4 /L P4 )] 1/2 ⁇ [2 I N2 — 0 / ⁇ p /Cox /( W P4 /L P4 )] 1/2 (3) ⁇ Vgs ⁇ (1 ⁇ 2) ⁇ n Cox ( W N2 /L N2 )/ ⁇ p /Cox /( W P4 /L P4 ) ⁇ ( Vref ⁇ Vtn ) ⁇ V (4)
  • W P4 and L P4 are the width and length of PMOS 310 and Vref is the gate voltage of NMOS 410 and NMOS 430 .
  • ⁇ Vds of the PMOS 120 will be the same as the ⁇ Vgs of the PMOS 310 .
  • making the coefficient of ⁇ V that is, the coefficient being equal to (1 ⁇ 2) ⁇ n Cox ( W N2 /L N2 )/ ⁇ p /Cox /( W P4 /L P4 ) ⁇ ( Vref ⁇ Vtn ) ⁇ (5)
  • FIG. 5 illustrates an NMOS current mirror circuit 500 including NMOS transistor 510 having a drain coupled to a gate, and further coupled to a current source 514 that provides a reference current Iref.
  • An NMOS transistor 520 has a gate coupled to the gate of the NMOS transistor 510 to set the gate voltage.
  • An NMOS transistor 530 is coupled to isolate a drain of the NMOS transistor 520 from an output 560 .
  • a clamp circuit 540 is coupled to a node 534 and is configured to stabilize Vds across the NMOS transistor 520 to the voltage that is set by the Vds (and Vgs) of the NMOS transistor 510 , thereby stabilizing Iout.
  • the circuitry of the clamp circuit 540 is not specifically shown in FIG. 5 , it will be appreciated that those ordinarily skilled in the art will obtain sufficient understanding from the description provided herein to practice the invention with NMOS current mirror circuits.
  • FIG. 6 illustrates a memory system 600 including a current mirror circuit 610 according to an embodiment of the present invention.
  • the memory system 600 is included in a memory device.
  • the memory system 600 is an embedded memory system.
  • the memory system 600 includes a memory array 642 , row and column decoders 644 , 648 and a sense amplifier circuit 646 .
  • the current mirror circuit 610 is coupled to the sense amplifier circuit 646 to provide an output current Iout that is used as a reference current when sensing data from memory cells of the memory array 642 , as will be described in more detail below.
  • the memory array 642 includes a plurality of NOR flash memory cells (not shown) coupled to word lines 680 and digit lines 660 that are arranged into rows and columns, respectively.
  • the digit lines 660 are connected to the sense amplifier circuit 646 , while the word lines 680 are connected to the row decoder 644 .
  • address and control signals are used, among other things, to gain read and write access to the memory array 642 .
  • the column decoder 648 is coupled to the sense amplifier circuit 646 via control and column select signals on column select lines 662 .
  • the sense amplifier circuit 646 receives input data to be written to the memory array 642 and outputs data read from the memory array 642 over input/output (I/O) data lines 663 .
  • Data is read from the cells of the memory array 642 by activating a word line 680 (via the row decoder 644 ), which couples all of the memory cells corresponding to that word line to respective digit lines 660 .
  • One or more digit lines 660 are also activated.
  • the sense amplifier circuit 646 coupled to respective digit line detects and amplifies the conduction sensed through a given NOR flash memory cell by comparing a digit line current to a reference current.
  • the reference current is provided by the current mirror circuit 610 .
  • the sense amplifier circuit 646 Based on the comparison, the sense amplifier circuit 646 generates an output indicative of either “1” or “0” data.
  • the previous description is a summary of the operation of the memory system 600 . Operation of NOR flash memory cell-based memory systems, such as the memory system 600 , is well known in the art, and a more detailed description has not been provided in order to avoid unnecessarily obscuring the invention.
  • FIG. 7 is a block diagram of a processor-based system 700 including the NOR flash memory system 600 of FIG. 6 .
  • the processor-based system 700 may be a computer system, a process control system, an embedded system, or any other system employing a processor and associated memory.
  • the system 700 includes a central processing unit (CPU) 702 , such as a microprocessor, that communicates with the NOR flash memory 600 and an I/O device 708 over a bus 720 .
  • the bus 720 may be a series of buses and bridges commonly used in a processor-based system.
  • a second I/O device 710 is illustrated in FIG. 7 , but is optional.
  • the processor-based system 700 may also include one or more data storage devices, such as disk drive 704 and CD-ROM drive 706 , to allow the CPU 702 to store data in or retrieve data from internal or external storage media. Additional examples of typical storage devices include flash drives and digital video disk read-only memories (DVD-ROMs).
  • FIGS. 6 and 7 are intended to provide examples of applications for embodiments of the present invention, and are not intended to serve as a complete description of all the elements and features of an electronic system including a current mirror circuit according to an embodiment of the invention.

Abstract

A circuit and method for providing an output current that includes biasing an output transistor in accordance with a reference current to conduct the output current and further includes maintaining a voltage across the output transistor. One embodiment includes conducting a reference current through a diode-coupled first field-effect transistor (FET) and biasing a gate of a second FET matched to the diode-coupled first FET by a voltage equal to a gate voltage of the diode-coupled first FET. A current equal to the reference current is conducted through a third FET having a gate coupled to a drain of the second FET, the third FET matched to the second FET.

Description

CROSS-REFERENCE TO RELATED APPLICATION
This application is a continuation of U.S. patent application Ser. No. 11/526,947, filed Sep. 25, 2006 and issued as U.S. Pat. No. 7,423,476. This application is incorporated by reference herein.
TECHNICAL FIELD
The present invention relates generally to current sources, and more specifically, to current mirror circuits providing an output current based on a reference current.
BACKGROUND OF THE INVENTION
Current mirror circuits are widely used in a variety of electronic circuits to copy or scale a reference current. FIG. 1 illustrates a conventional p-channel metal-oxide-semiconductor (PMOS) current mirror circuit 100. Although shown in FIG. 1 and described below with respect to PMOS transistors, the following discussion applies to n-channel metal-oxide-semiconductor (NMOS) current mirror circuits as well. The current mirror circuit 100 includes a first PMOS transistor 110 coupled to a voltage supply providing voltage Vcc. A drain of the PMOS transistor 110 is coupled to a gate and further coupled to a current source 114 that establishes a reference current Iref through the first PMOS transistor. With the gate and drain of the PMOS transistor 110 coupled together, the drain-source voltage Vds and the gate-source voltage Vgs are equal. Additionally, as known, the PMOS transistor 110 is forced into saturation by coupling the gate to the drain. The current mirror circuit 100 further includes a second PMOS transistor 120 coupled to the voltage supply and having a gate coupled to the gate of the first PMOS transistor 110. The PMOS transistor 120 is matched to the PMOS transistor 110, that is, the PMOS transistor 120 has the same transistor characteristics as the PMOS transistor 110. As a result of the gate coupling and matched transistor characteristics, the Vgs of the PMOS transistor 120 is set to the Vgs of the PMOS transistor 110, and consequently, the PMOS transistor 120 conducts an output current Iout that is equal to Iref. This can be shown by the equation for drain current Ids of a PMOS transistor in saturation:
Ids=(1/2)μCox(W/L)(Vgs−Vth)2  (1)
With PMOS transistors 110 and 120 matched and Vgs for the two PMOS transistors 110, 120 the same, Iout (i.e., Ids for PMOS transistor 120) will be equal to Iref (i.e., Ids for PMOS transistor 110).
As known, equation (1) is a simplified equation for drain current that does not account for channel length modulation. In MOS transistors having relatively long channel lengths, channel length modulation can be ignored as in equation (1) and provide a good approximation of drain current. However, for transistors having shorter channel lengths, the effect of channel length modulation on drain current Ids becomes more significant, enough so that changes in Vds for a given Vgs can cause variation of the Ids that is unacceptable in applications that rely on a consistent magnitude of current for Iout. In the current mirror circuit 100, as previously discussed, the Vgs of the PMOS 120 is set by the PMOS transistor 110 and current source 114. As previously discussed, if the PMOS 120 has a relatively short channel length, variation in Vds of the PMOS 120 will cause the Iout to vary as well due to channel length modulation. Where it is desirable for Iout to be stable, the variation in Iout may be unacceptable.
The Vds of the PMOS 120 can vary for several reasons, for example, fluctuation of Vcc provided by the voltage supply, changes in operating temperature, and the like. Utilizing transistors for the PMOS transistors 110, 120 having longer channel length can be used to reduce variations in the Ids current due to reduced effect of channel length modulation. The longer channel length transistors, however, occupy greater space on a semiconductor substrate, and can also having decreased response time in comparison to transistors having shorter channel length. Both of these results are generally viewed as undesirable.
Therefore, there is a need for a current mirror circuit that can provide a stable output current when utilized with transistors of different transistor dimensions.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a schematic diagram of a conventional current mirror circuit.
FIG. 2 is a schematic diagram of a current mirror circuit according to an embodiment of the present invention.
FIG. 3 is a schematic diagram of a current mirror circuit according to another embodiment of the present invention.
FIG. 4 is a schematic diagram of a current mirror circuit according to another embodiment of the present invention.
FIG. 5 is a schematic diagram of a current mirror circuit according to another embodiment of the present invention.
FIG. 6 is a block diagram of a memory system including a current mirror circuit according to an embodiment of the present invention.
FIG. 7 is a block diagram of a processor-based system including the memory system of FIG. 6.
 DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS
Certain details are set forth below to provide a sufficient understanding of the invention. However, it will be clear to one skilled in the art that the invention may be practiced without these particular details. Moreover, the particular embodiments of the present invention described herein are provided by way of example and should not be used to limit the scope of the invention to these particular embodiments. In other instances, well-known circuits, control signals, and timing protocols have not been shown in detail in order to avoid unnecessarily obscuring the invention.
FIG. 2 illustrates a current mirror circuit 200 according to an embodiment of the present invention. The current mirror circuit 200 includes the PMOS transistors 110 and 120 and current reference source 114, previously described with reference to the conventional current mirror circuit 100 shown in FIG. 1. Additionally, the current mirror circuit 200 includes a PMOS transistor 210 to isolate the drain of the PMOS transistor 120 from an output 140, and further includes a clamp circuit 220 coupled to the power supply Vcc, the node 134, and the PMOS transistor 210. The reference current Iref is mirrored to an output current Iout provided at the output 140. The current mirror circuit 200 is less susceptible to Iout variation caused by channel length modulation than conventionally designed current mirror circuits, such as the current mirror circuit 100. As previously discussed, changes in Vds across the PMOS transistor 120, which can be caused by changes in Vcc, temperature, output loading, and the like, results in fluctuations of the Iout current. In order to reduce Iout variation, the clamp circuit 220 included in the current mirror circuit 200 is configured to stabilize Vds across the PMOS transistor 120 to the voltage that is set by the Vds (and Vgs) of the PMOS transistor 110. The clamp circuit 220 further biases the PMOS transistor 210, which as previously mentioned, isolates the drain of the PMOS transistor 210 so that the voltage of the node 134 can be clamped.
FIG. 3 illustrates the current mirror circuit 200 with a clamp circuit 220 according to an embodiment of the invention. The clamp circuit 220 of FIG. 3 includes a PMOS transistor 310 and a reference current source 320 providing a reference current Irefc that is equal to Iref provided by the current source 114. The PMOS transistor 310 is preferably matched to the PMOS transistors 110 and 120. In operation, the Vgs of the PMOS transistor 310 is set by Irefc. The Vds of the PMOS transistor 120 is stabilized by coupling the gate of the PMOS transistor 310 to the drain of the PMOS transistor 120 thereby setting the Vds of the PMOS transistor 120 to the Vgs of the PMOS transistor 310. With the PMOS transistor 310 matched to the PMOS transistor 110, and Irefc equal to Iref, the Vgs of the PMOS transistor 310 is matched to the Vgs of the PMOS transistor 110, and because the gate and drain are coupled together for the PMOS transistor 110 (i.e., Vgs=Vds of PMOS transistor 110), the Vds of PMOS transistor 120 is matched to the Vds of the PMOS transistor 110. As a result, the Vgs of the PMOS transistor 310 stabilizes the Vds across the PMOS transistor 120 to reduce fluctuations in the Iout current.
FIG. 4 illustrates a current mirror circuit 200 with the clamp circuit 220 having a reference current source 320 (FIG. 3) according to an embodiment of the invention. The current source 320 is represented in FIG. 4 by NMOS transistors 410, 430, and PMOS transistor 420. The PMOS transistor 420 is matched with the PMOS transistor 310, and the two NMOS transistors 410, 430 are matched to saturated NMOS transistor 414, which represents the current source 114 in the embodiment of FIG. 4.
In operation, the PMOS transistor 420 is coupled so that its Vgs is equal to the Vgs of the PMOS transistor 110, thereby setting the Vds of the PMOS transistor 420 equal to the Vds of the PMOS transistor 110. As a result, the current through the NMOS transistor 430 will be equal to Iref current through the NMOS transistor 414. With the gates of the two NMOS transistors 410 and 430 tied together, the Irefc current through the NMOS transistor 410 is equal to the Iref current through the NMOS transistor 414 (i.e., Iref=Irefc). Under this condition, the Vgs of the PMOS transistor 310 is equal to the Vds of the PMOS transistor 110, which is used to stabilize the Vds of the PMOS transistor 120 and reduce Iout variations, as previously described.
In the embodiment shown in FIG. 4, the Irefc current through the PMOS transistor 310 can vary as voltage, temperature and loading vary. As known, the Vgs of the PMOS transistor 310 will consequently vary as well. Although the varying Vgs of the PMOS transistor 310 will affect the Vds across the PMOS transistor 120, which as previously explained causes Iout current variation, the degree of variation of Vgs is less than for an unclamped Vds of the PMOS transistor 120 due to the square-law relationship between drain current and Vgs of the PMOS transistor 310. This can be shown by the following equations:
I N2 — 1 −I N2 — 0 =ΔI N2=(½)μn Cox(W N2 /L N2)(Vref−Vtn)2(λΔV)  (2)
where λ is the channel length modulation coefficient and WN2 and LN2 are the width and length of NMOS 410. With the PMOS transistor 310 in saturation, the ΔVgs caused by the variations in current can be approximated by
ΔVgs=[2I N2 — 1/μp /Cox/(W P4 /L P4)]1/2−[2I N2 — 0/μp /Cox/(W P4 /L P4)]1/2  (3)
ΔVgs≈(½)└μn Cox(W N2 /L N2)/μp /Cox/(W P4 /L P4)┘(Vref−Vtn)λ·ΔV  (4)
where WP4 and LP4 are the width and length of PMOS 310 and Vref is the gate voltage of NMOS 410 and NMOS 430.
ΔVds of the PMOS 120 will be the same as the ΔVgs of the PMOS 310. As a result, making the coefficient of ΔV, that is, the coefficient being equal to
(½)└μn Cox(W N2 /L N2)/μp /Cox/(W P4 /L P4)┘(Vref−Vtn)λ  (5)
much smaller than 1 can reduce the ΔVds of the PMOS 120. As a result, as previously discussed, variation in Iout caused by channel length modulation can be reduced.
The previously described embodiments are PMOS current mirror circuits. However, alternative embodiments of the present invention include NMOS-current mirror circuits having voltage clamp circuitry to stabilize the output current. For example, FIG. 5 illustrates an NMOS current mirror circuit 500 including NMOS transistor 510 having a drain coupled to a gate, and further coupled to a current source 514 that provides a reference current Iref. An NMOS transistor 520 has a gate coupled to the gate of the NMOS transistor 510 to set the gate voltage. An NMOS transistor 530 is coupled to isolate a drain of the NMOS transistor 520 from an output 560. A clamp circuit 540 is coupled to a node 534 and is configured to stabilize Vds across the NMOS transistor 520 to the voltage that is set by the Vds (and Vgs) of the NMOS transistor 510, thereby stabilizing Iout. Although the circuitry of the clamp circuit 540 is not specifically shown in FIG. 5, it will be appreciated that those ordinarily skilled in the art will obtain sufficient understanding from the description provided herein to practice the invention with NMOS current mirror circuits.
FIG. 6 illustrates a memory system 600 including a current mirror circuit 610 according to an embodiment of the present invention. In one embodiment, the memory system 600 is included in a memory device. In an alternative embodiment, the memory system 600 is an embedded memory system. The memory system 600 includes a memory array 642, row and column decoders 644, 648 and a sense amplifier circuit 646. The current mirror circuit 610 is coupled to the sense amplifier circuit 646 to provide an output current Iout that is used as a reference current when sensing data from memory cells of the memory array 642, as will be described in more detail below. The memory array 642 includes a plurality of NOR flash memory cells (not shown) coupled to word lines 680 and digit lines 660 that are arranged into rows and columns, respectively. The digit lines 660 are connected to the sense amplifier circuit 646, while the word lines 680 are connected to the row decoder 644.
In operation, address and control signals, provided on address/control lines 661 coupled to the column decoder 648, sense amplifier circuit 646 and row decoder 644, are used, among other things, to gain read and write access to the memory array 642. The column decoder 648 is coupled to the sense amplifier circuit 646 via control and column select signals on column select lines 662. The sense amplifier circuit 646 receives input data to be written to the memory array 642 and outputs data read from the memory array 642 over input/output (I/O) data lines 663. Data is read from the cells of the memory array 642 by activating a word line 680 (via the row decoder 644), which couples all of the memory cells corresponding to that word line to respective digit lines 660. One or more digit lines 660 are also activated. When a particular word line 680 and digit line 660 are activated, the sense amplifier circuit 646 coupled to respective digit line detects and amplifies the conduction sensed through a given NOR flash memory cell by comparing a digit line current to a reference current. As previously mentioned, the reference current is provided by the current mirror circuit 610. Based on the comparison, the sense amplifier circuit 646 generates an output indicative of either “1” or “0” data. The previous description is a summary of the operation of the memory system 600. Operation of NOR flash memory cell-based memory systems, such as the memory system 600, is well known in the art, and a more detailed description has not been provided in order to avoid unnecessarily obscuring the invention.
FIG. 7 is a block diagram of a processor-based system 700 including the NOR flash memory system 600 of FIG. 6. The processor-based system 700 may be a computer system, a process control system, an embedded system, or any other system employing a processor and associated memory. The system 700 includes a central processing unit (CPU) 702, such as a microprocessor, that communicates with the NOR flash memory 600 and an I/O device 708 over a bus 720. The bus 720 may be a series of buses and bridges commonly used in a processor-based system. A second I/O device 710 is illustrated in FIG. 7, but is optional. The processor-based system 700 may also include one or more data storage devices, such as disk drive 704 and CD-ROM drive 706, to allow the CPU 702 to store data in or retrieve data from internal or external storage media. Additional examples of typical storage devices include flash drives and digital video disk read-only memories (DVD-ROMs).
It will be understood that the embodiments shown in FIGS. 6 and 7 are intended to provide examples of applications for embodiments of the present invention, and are not intended to serve as a complete description of all the elements and features of an electronic system including a current mirror circuit according to an embodiment of the invention.
From the foregoing it will be appreciated that, although specific embodiments of the invention have been described herein for purposes of illustration, various modifications may be made without deviating from the spirit and scope of the invention. Accordingly, the invention is not limited except as by the appended claims.

Claims (21)

1. A circuit for providing an output current at an output, comprising:
an output transistor having a control node configured to receive a bias voltage and further having first and second nodes, the output transistor operable to conduct current between the first node and the second node in accordance with the bias voltage; and
a clamp circuit coupled to the output transistor and configured to clamp a voltage across the first and second nodes of the output transistor, the clamp circuit having a bias circuit coupled to the second node and further having a bias current source configured to provide a bias current, the bias current source having a first current source field-effect transistor (FET) coupled to the bias circuit, a second current source FET having a gate coupled to the control node of the output transistor, and an n-channel diode-coupled FET matched to the first current source FET and having a gate coupled to a drain of the second current source FET and further coupled to a gate of the first current source FET, the bias circuit configured to provide a clamp voltage to the second node in accordance with the bias current.
2. The circuit of claim 1 wherein the output transistor comprises a p-channel field effect transistor (FET).
3. The circuit of claim 1 wherein the bias circuit comprises a FET having a gate, source and drain, the source coupled to the first node of the output transistor, the gate coupled to the second node of the output transistor, and the drain coupled to the bias current source.
4. The circuit of claim 3 wherein the FET is a first FET and the circuit further comprises a second FET having a source coupled to the second node of the output transistor, a gate coupled to the drain of the first FET, and a drain coupled to the output of the circuit.
5. The circuit of claim 1 wherein the bias circuit is a first bias circuit and the circuit further comprises a second bias circuit configured to generate the bias voltage.
6. The circuit of claim 5 wherein the second bias circuit comprises a transistor having a gate, the gate coupled to the control node of the output transistor, the second bias circuit further configured to generate the bias voltage at the gate.
7. A current mirror circuit, comprising:
a first field-effect transistor (FET) having a gate, source, and drain, the first FET configured to receive a bias voltage;
a second FET having a gate coupled to the drain of the first FET, the second FET configured to clamp a voltage between the source and the drain of the first FET;
a third FET having a gate coupled to a drain of the second FET and a source coupled to the drain of the first FET, an output current provided at a drain of the third FET; and
a current source having a fourth FET coupled to a drain of the second FET and configured to provide a current, the current source further having a fifth FET having a gate, source, and drain and an n-channel diode-coupled FET having a gate coupled to the drain of the fifth FET and further coupled to a gate of the fourth FET, the fourth FET matched to the n-channel diode-coupled FET.
8. The current mirror circuit of claim 7 wherein the first, second, and third FETs comprise p-channel FETs.
9. The current mirror circuit of claim 7 wherein the first and second FETS are matched.
10. A memory system, comprising:
an array of memory cells;
a row address decoder coupled to the array of memory cells;
sense amplifiers coupled to the array of memory cells and configured to sense data stored by the memory cells;
a column address decoder coupled to the sense amplifiers; and
a current mirror circuit coupled to the sense amplifiers, the current mirror circuit configured to provide an output current to the sense amplifiers, the current mirror circuit comprising:
an output transistor having a control node configured to receive a bias voltage and further having first and second nodes, the output transistor operable to conduct current between the first node and the second node in accordance with the bias voltage; and
a clamp circuit coupled to the output transistor and configured to clamp a voltage across the first and second nodes of the output transistor, the clamp circuit having a bias circuit coupled to the second node and further having a bias current source configured to provide a bias current, the bias current source having a first current source field-effect transistor (FET) coupled to the bias circuit, a second current source FET having a gate coupled to the control node of the output transistor, and an n-channel diode-coupled FET matched to the first current source FET and having a gate coupled to a drain of the second current source FET and further coupled to a gate of the first current source FET, the bias circuit configured to provide a clamp voltage to the second node in accordance with the bias current.
11. The memory system of claim 10 wherein the output transistor of the current mirror circuit comprises a p-channel field effect transistor (FET).
12. The memory system of claim 10 wherein the bias circuit comprises a FET having a gate, source and drain, the source coupled to the first node of the output transistor, the gate coupled to the second node of the output transistor, and the drain coupled to the bias current source.
13. The memory system of claim 12 wherein the FET is a first FET and the current mirror circuit further comprises a second FET having a source coupled to the second node of the output transistor, a gate coupled to the drain of the first FET, and a drain coupled to the output of the circuit.
14. The memory system of claim 10 wherein the bias circuit is a first bias circuit and the current mirror circuit further comprises a second bias circuit configured to generate the bias voltage.
15. The memory system of claim 14 wherein the second bias circuit comprises a transistor having a gate, the gate coupled to the control node of the output transistor, the second bias circuit further configured to generate the bias voltage at the gate.
16. A processor-based system, comprising:
a processor configured to process instructions and data;
a data input/output device coupled to the processor; and
a memory system coupled to the processor and configured to store instructions and data, the memory system comprising:
an array of memory cells;
a row address decoder coupled to the array of memory cells;
sense amplifiers coupled to the array of memory cells and configured to sense data stored by the memory cells;
a column address decoder coupled to the sense amplifiers; and
a current mirror circuit coupled to the sense amplifiers, the current mirror circuit configured to provide an output current to the sense amplifiers, the current mirror circuit comprising:
an output transistor having a control node configured to receive a bias voltage and further having first and second nodes, the output transistor operable to conduct current between the first node and the second node in accordance with the bias voltage; and
a clamp circuit coupled to the output transistor and configured to clamp a voltage across the first and second nodes of the output transistor, the clamp circuit having a bias circuit coupled to the second node and further having a bias current source configured to provide a bias current, the bias current source having a first current source field-effect transistor (FET) coupled to the bias circuit, a second current source FET having a gate coupled to the control node of the output transistor, and an n-channel diode-coupled FET matched to the first current source FET and having a gate coupled to a drain of the second current source FET and further coupled to a gate of the first current source FET, the bias circuit configured to provide a clamp voltage to the second node in accordance with the bias current.
17. The processor-based system of claim 16 wherein the output transistor of the current mirror circuit comprises a p-channel field effect transistor (FET).
18. The processor-based system of claim 16 wherein the bias circuit comprises a FET having a gate, source and drain, the source coupled to the first node of the output transistor, the gate coupled to the second node of the output transistor, and the drain coupled to the bias current source.
19. The processor-based system of claim 18 wherein the FET is a first FET and the current mirror circuit further comprises a second FET having a source coupled to the second node of the output transistor, a gate coupled to the drain of the first FET, and a drain coupled to the output of the circuit.
20. The processor-based system of claim 16 wherein the bias circuit is a first bias circuit and the current mirror circuit further comprises a second bias circuit configured to generate the bias voltage.
21. The processor-based system of claim 20 wherein the second bias circuit comprises a transistor having a gate, the gate coupled to the control node of the output transistor, the second bias circuit further configured to generate the bias voltage at the gate.
US12/204,287 2006-09-25 2008-09-04 Current mirror circuit having drain-source voltage clamp Active US7705664B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/204,287 US7705664B2 (en) 2006-09-25 2008-09-04 Current mirror circuit having drain-source voltage clamp

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/526,947 US7423476B2 (en) 2006-09-25 2006-09-25 Current mirror circuit having drain-source voltage clamp
US12/204,287 US7705664B2 (en) 2006-09-25 2008-09-04 Current mirror circuit having drain-source voltage clamp

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US11/526,947 Continuation US7423476B2 (en) 2006-09-25 2006-09-25 Current mirror circuit having drain-source voltage clamp

Publications (2)

Publication Number Publication Date
US20090001959A1 US20090001959A1 (en) 2009-01-01
US7705664B2 true US7705664B2 (en) 2010-04-27

Family

ID=39224288

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/526,947 Active 2026-10-13 US7423476B2 (en) 2006-09-25 2006-09-25 Current mirror circuit having drain-source voltage clamp
US12/204,287 Active US7705664B2 (en) 2006-09-25 2008-09-04 Current mirror circuit having drain-source voltage clamp

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US11/526,947 Active 2026-10-13 US7423476B2 (en) 2006-09-25 2006-09-25 Current mirror circuit having drain-source voltage clamp

Country Status (1)

Country Link
US (2) US7423476B2 (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110163795A1 (en) * 2010-01-06 2011-07-07 Elpida Memory, Inc. Semiconductor circuit and computer system
US8766675B1 (en) 2013-03-15 2014-07-01 International Business Machines Corporation Overvoltage protection circuit
US8829882B2 (en) 2010-08-31 2014-09-09 Micron Technology, Inc. Current generator circuit and method for reduced power consumption and fast response
US9219473B2 (en) 2013-03-15 2015-12-22 International Business Machines Corporation Overvoltage protection circuit
US20160126727A1 (en) * 2014-11-04 2016-05-05 Zhengxiang Wang Voltage clamping circuit
US9502088B2 (en) 2014-09-27 2016-11-22 Qualcomm Incorporated Constant sensing current for reading resistive memory

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7535783B2 (en) * 2007-10-01 2009-05-19 International Business Machines Corporation Apparatus and method for implementing precise sensing of PCRAM devices
US7778065B2 (en) * 2008-02-29 2010-08-17 International Business Machines Corporation Method and apparatus for implementing concurrent multiple level sensing operation for resistive memory devices
US8004264B2 (en) * 2008-09-23 2011-08-23 Himax Analogic, Inc. Voltage converter
US8278995B1 (en) * 2011-01-12 2012-10-02 National Semiconductor Corporation Bandgap in CMOS DGO process
US9343146B2 (en) * 2012-01-10 2016-05-17 Micron Technology, Inc. Apparatuses and methods for low power current mode sense amplification
JP5922935B2 (en) * 2012-01-24 2016-05-24 エスアイアイ・セミコンダクタ株式会社 Read circuit of nonvolatile memory device
JP6453553B2 (en) * 2014-03-26 2019-01-16 株式会社メガチップス Current mirror circuit and receiver using the same
JP2018156701A (en) * 2017-03-16 2018-10-04 東芝メモリ株式会社 Nonvolatile semiconductor memory device
TWI672576B (en) * 2017-05-02 2019-09-21 立積電子股份有限公司 Bandgap reference circuit, voltage generator and voltage control method thereof
CN109375700B (en) * 2018-11-28 2020-10-02 中国电子科技集团公司第五十八研究所 Current mirror circuit

Citations (42)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4954992A (en) 1987-12-24 1990-09-04 Mitsubishi Denki Kabushiki Kaisha Random access memory having separate read out and write in bus lines for reduced access time and operating method therefor
US5436552A (en) 1992-09-22 1995-07-25 Mitsubishi Denki Kabushiki Kaisha Clamping circuit for clamping a reference voltage at a predetermined level
US5751185A (en) * 1993-07-27 1998-05-12 Fujitsu Limited Low pass filter circuit utilizing transistors as inductive elements
US5910914A (en) 1997-11-07 1999-06-08 Silicon Storage Technology, Inc. Sensing circuit for a floating gate memory device having multiple levels of storage in a cell
US6069821A (en) 1998-11-26 2000-05-30 Hyundai Electronics Industries Co., Ltd. Device for sensing data in a multi-bit memory cell using a multistep current source
US6069520A (en) * 1997-07-09 2000-05-30 Denso Corporation Constant current circuit using a current mirror circuit and its application
US6078204A (en) * 1996-12-19 2000-06-20 Texas Instruments Incorporated High current drain-to-gate clamp/gate-to-source clamp for external power MOS transistors
US6091642A (en) * 1998-01-22 2000-07-18 Stmicroelectronics, S.R.L. Method for controlled erasing memory devices, in particular analog and multi-level flash-EEPROM devices
US6122212A (en) * 1998-05-01 2000-09-19 Winbond Electronics Corporation Sense amplifier with feedbox mechanism
US6259627B1 (en) * 2000-01-27 2001-07-10 Multi Level Memory Technology Read and write operations using constant row line voltage and variable column line load
US6295618B1 (en) * 1998-08-25 2001-09-25 Micron Technology, Inc. Method and apparatus for data compression in memory devices
US6356484B2 (en) * 1991-04-18 2002-03-12 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device
US6492879B2 (en) * 2000-06-19 2002-12-10 Nihon Dempa Kogyo Co., Ltd. Voltage-controlled oscillator
US6529417B2 (en) 1997-04-18 2003-03-04 Micron Technology, Inc. Source regulation circuit for flash memory erasure
US6597210B2 (en) * 2001-10-03 2003-07-22 Bruce W. Carsten Apparatus and method for control and driving BJT used as controlled rectifier
US6624669B1 (en) * 1999-05-26 2003-09-23 Nec Corporation Drive circuit and drive circuit system for capacitive load
US6748507B2 (en) * 1993-09-17 2004-06-08 Hitachi, Ltd. Single-chip microcomputer with integral clock generating unit providing clock signals to CPU, internal circuit modules and synchronously controlling external dynamic memory
US6791890B2 (en) * 2001-12-03 2004-09-14 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device reading data based on memory cell passing current during access
US6845047B2 (en) 1999-12-28 2005-01-18 Kabushiki Kaisha Toshiba Read circuit of nonvolatile semiconductor memory
US6937495B2 (en) 2001-03-21 2005-08-30 Matrix Semiconductor, Inc. Current sensing method and apparatus particularly useful for a memory array of cells having diode-like characteristics
US6946882B2 (en) 2002-12-20 2005-09-20 Infineon Technologies Ag Current sense amplifier
US6980458B2 (en) 2001-10-18 2005-12-27 Stmicroelectronics, S.R.L. Sensing circuit for ferroelectric non-volatile memories
US20050286305A1 (en) 2004-06-29 2005-12-29 Samsung Electronics Co., Ltd. Sensing circuit for flash memory device operating at low power supply voltage
US6982908B2 (en) 2002-08-02 2006-01-03 Samsung Electronics Co., Ltd. Magnetic random access memory device capable of providing a constant current to a reference cell
US6999365B2 (en) 2001-12-04 2006-02-14 Kabushiki Kaisha Toshiba Semiconductor memory device and current mirror circuit
US7023736B2 (en) 2002-09-24 2006-04-04 Sandisk Corporation Non-volatile memory and method with improved sensing
US7038960B2 (en) 2002-09-10 2006-05-02 Silicon Storage Technology, Inc. High speed and high precision sensing for digital multilevel non-volatile memory system
US20060092689A1 (en) 2004-11-04 2006-05-04 Daniel Braun Reference current source for current sense amplifier and programmable resistor configured with magnetic tunnel junction cells
US7046568B2 (en) 2002-09-24 2006-05-16 Sandisk Corporation Memory sensing circuit and method for low voltage operation
US20060119409A1 (en) 2004-12-07 2006-06-08 Denso Corporation Clamping circuit and transistor driving circuit using the same
US20060152970A1 (en) 2005-01-12 2006-07-13 International Business Machines Corporation Method and apparatus for current sense amplifier calibration in mram devices
US20060158947A1 (en) * 2002-09-24 2006-07-20 Chan Siu L Reference sense amplifier for non-volatile memory
US7088184B2 (en) * 2002-05-31 2006-08-08 Atmel Grenoble S.A. High frequency amplifier in an integrated circuit
US20060221714A1 (en) 2005-04-05 2006-10-05 Yan Li Read operation for non-volatile storage that includes compensation for coupling
US20060285391A1 (en) 2005-06-20 2006-12-21 Raul-Adrian Cernea Compensation currents in non-volatile memory read operations
US7265529B2 (en) * 2004-08-19 2007-09-04 Micron Technologgy, Inc. Zero power start-up circuit
US7323947B2 (en) * 2004-08-13 2008-01-29 Fujitsu Limited Oscillator circuit
US7339436B2 (en) * 2006-01-27 2008-03-04 National Chiao Tung University Ultra broad-band low noise amplifier utilizing dual feedback technique
US7375576B2 (en) * 2004-09-24 2008-05-20 Infineon Technologies Ag Log circuit and highly linear differential-amplifier circuit
US7433253B2 (en) * 2002-12-20 2008-10-07 Qimonda Ag Integrated circuit, method of operating an integrated circuit, method of manufacturing an integrated circuit, memory module, stackable memory module
US7436699B2 (en) * 2006-01-10 2008-10-14 Renesas Technology Corp. Nonvolatile semiconductor memory device
US7439796B2 (en) * 2006-06-05 2008-10-21 Texas Instruments Incorporated Current mirror with circuitry that allows for over voltage stress testing

Patent Citations (43)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4954992A (en) 1987-12-24 1990-09-04 Mitsubishi Denki Kabushiki Kaisha Random access memory having separate read out and write in bus lines for reduced access time and operating method therefor
US6356484B2 (en) * 1991-04-18 2002-03-12 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device
US5436552A (en) 1992-09-22 1995-07-25 Mitsubishi Denki Kabushiki Kaisha Clamping circuit for clamping a reference voltage at a predetermined level
US5751185A (en) * 1993-07-27 1998-05-12 Fujitsu Limited Low pass filter circuit utilizing transistors as inductive elements
US6748507B2 (en) * 1993-09-17 2004-06-08 Hitachi, Ltd. Single-chip microcomputer with integral clock generating unit providing clock signals to CPU, internal circuit modules and synchronously controlling external dynamic memory
US6078204A (en) * 1996-12-19 2000-06-20 Texas Instruments Incorporated High current drain-to-gate clamp/gate-to-source clamp for external power MOS transistors
US6529417B2 (en) 1997-04-18 2003-03-04 Micron Technology, Inc. Source regulation circuit for flash memory erasure
US6069520A (en) * 1997-07-09 2000-05-30 Denso Corporation Constant current circuit using a current mirror circuit and its application
US5910914A (en) 1997-11-07 1999-06-08 Silicon Storage Technology, Inc. Sensing circuit for a floating gate memory device having multiple levels of storage in a cell
US6091642A (en) * 1998-01-22 2000-07-18 Stmicroelectronics, S.R.L. Method for controlled erasing memory devices, in particular analog and multi-level flash-EEPROM devices
US6122212A (en) * 1998-05-01 2000-09-19 Winbond Electronics Corporation Sense amplifier with feedbox mechanism
US6295618B1 (en) * 1998-08-25 2001-09-25 Micron Technology, Inc. Method and apparatus for data compression in memory devices
US6069821A (en) 1998-11-26 2000-05-30 Hyundai Electronics Industries Co., Ltd. Device for sensing data in a multi-bit memory cell using a multistep current source
US6624669B1 (en) * 1999-05-26 2003-09-23 Nec Corporation Drive circuit and drive circuit system for capacitive load
US6845047B2 (en) 1999-12-28 2005-01-18 Kabushiki Kaisha Toshiba Read circuit of nonvolatile semiconductor memory
US6259627B1 (en) * 2000-01-27 2001-07-10 Multi Level Memory Technology Read and write operations using constant row line voltage and variable column line load
US6492879B2 (en) * 2000-06-19 2002-12-10 Nihon Dempa Kogyo Co., Ltd. Voltage-controlled oscillator
US6937495B2 (en) 2001-03-21 2005-08-30 Matrix Semiconductor, Inc. Current sensing method and apparatus particularly useful for a memory array of cells having diode-like characteristics
US6597210B2 (en) * 2001-10-03 2003-07-22 Bruce W. Carsten Apparatus and method for control and driving BJT used as controlled rectifier
US6980458B2 (en) 2001-10-18 2005-12-27 Stmicroelectronics, S.R.L. Sensing circuit for ferroelectric non-volatile memories
US6791890B2 (en) * 2001-12-03 2004-09-14 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device reading data based on memory cell passing current during access
US6999365B2 (en) 2001-12-04 2006-02-14 Kabushiki Kaisha Toshiba Semiconductor memory device and current mirror circuit
US7088184B2 (en) * 2002-05-31 2006-08-08 Atmel Grenoble S.A. High frequency amplifier in an integrated circuit
US6982908B2 (en) 2002-08-02 2006-01-03 Samsung Electronics Co., Ltd. Magnetic random access memory device capable of providing a constant current to a reference cell
US7038960B2 (en) 2002-09-10 2006-05-02 Silicon Storage Technology, Inc. High speed and high precision sensing for digital multilevel non-volatile memory system
US7046568B2 (en) 2002-09-24 2006-05-16 Sandisk Corporation Memory sensing circuit and method for low voltage operation
US7023736B2 (en) 2002-09-24 2006-04-04 Sandisk Corporation Non-volatile memory and method with improved sensing
US20060158947A1 (en) * 2002-09-24 2006-07-20 Chan Siu L Reference sense amplifier for non-volatile memory
US6946882B2 (en) 2002-12-20 2005-09-20 Infineon Technologies Ag Current sense amplifier
US7433253B2 (en) * 2002-12-20 2008-10-07 Qimonda Ag Integrated circuit, method of operating an integrated circuit, method of manufacturing an integrated circuit, memory module, stackable memory module
US20050286305A1 (en) 2004-06-29 2005-12-29 Samsung Electronics Co., Ltd. Sensing circuit for flash memory device operating at low power supply voltage
US7323947B2 (en) * 2004-08-13 2008-01-29 Fujitsu Limited Oscillator circuit
US7265529B2 (en) * 2004-08-19 2007-09-04 Micron Technologgy, Inc. Zero power start-up circuit
US7375576B2 (en) * 2004-09-24 2008-05-20 Infineon Technologies Ag Log circuit and highly linear differential-amplifier circuit
US20060092689A1 (en) 2004-11-04 2006-05-04 Daniel Braun Reference current source for current sense amplifier and programmable resistor configured with magnetic tunnel junction cells
US7215172B2 (en) 2004-12-07 2007-05-08 Denso Corporation Clamping circuit transistor driving circuit using the same
US20060119409A1 (en) 2004-12-07 2006-06-08 Denso Corporation Clamping circuit and transistor driving circuit using the same
US20060152970A1 (en) 2005-01-12 2006-07-13 International Business Machines Corporation Method and apparatus for current sense amplifier calibration in mram devices
US20060221714A1 (en) 2005-04-05 2006-10-05 Yan Li Read operation for non-volatile storage that includes compensation for coupling
US20060285391A1 (en) 2005-06-20 2006-12-21 Raul-Adrian Cernea Compensation currents in non-volatile memory read operations
US7436699B2 (en) * 2006-01-10 2008-10-14 Renesas Technology Corp. Nonvolatile semiconductor memory device
US7339436B2 (en) * 2006-01-27 2008-03-04 National Chiao Tung University Ultra broad-band low noise amplifier utilizing dual feedback technique
US7439796B2 (en) * 2006-06-05 2008-10-21 Texas Instruments Incorporated Current mirror with circuitry that allows for over voltage stress testing

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110163795A1 (en) * 2010-01-06 2011-07-07 Elpida Memory, Inc. Semiconductor circuit and computer system
US8829882B2 (en) 2010-08-31 2014-09-09 Micron Technology, Inc. Current generator circuit and method for reduced power consumption and fast response
US9244479B2 (en) 2010-08-31 2016-01-26 Micron Technology, Inc. Current generator circuit and methods for providing an output current
US8766675B1 (en) 2013-03-15 2014-07-01 International Business Machines Corporation Overvoltage protection circuit
US9219473B2 (en) 2013-03-15 2015-12-22 International Business Machines Corporation Overvoltage protection circuit
US9929726B2 (en) 2013-03-15 2018-03-27 International Business Machines Corporation Overvoltage protection circuit
US10177755B2 (en) 2013-03-15 2019-01-08 International Business Machines Corporation Overvoltage protection circuit
US10944391B2 (en) 2013-03-15 2021-03-09 International Business Machines Corporation Overvoltage protection circuit
US9502088B2 (en) 2014-09-27 2016-11-22 Qualcomm Incorporated Constant sensing current for reading resistive memory
US20160126727A1 (en) * 2014-11-04 2016-05-05 Zhengxiang Wang Voltage clamping circuit
US9570906B2 (en) * 2014-11-04 2017-02-14 Freescale Semiconductor, Inc. Voltage clamping circuit

Also Published As

Publication number Publication date
US20080074174A1 (en) 2008-03-27
US7423476B2 (en) 2008-09-09
US20090001959A1 (en) 2009-01-01

Similar Documents

Publication Publication Date Title
US7705664B2 (en) Current mirror circuit having drain-source voltage clamp
US6687161B2 (en) Sensing scheme for low-voltage flash memory
KR100912795B1 (en) Non-volatile memory with temperature-compensated data read
US8031547B2 (en) Differential sense amplifier
US5946238A (en) Single-cell reference signal generating circuit for reading nonvolatile memory
US20110222355A1 (en) Control voltage generation circuit and nonvolatile storage device having the same
US6532174B2 (en) Semiconductor memory device having high speed data read operation
US8588021B2 (en) Sense amplifier apparatus and methods
KR20210060336A (en) Memory device
US7269049B2 (en) Ferroelectric random access memory device
US7532522B2 (en) Memory and low offset clamp bias circuit thereof
US8111570B2 (en) Devices and methods for a threshold voltage difference compensated sense amplifier
US6466501B2 (en) Semiconductor memory device having sense amplifier and method for driving sense amplifier
US6512412B2 (en) Temperature compensated reference voltage circuit
US10803910B2 (en) Semiconductor storage device and read method thereof
US6128228A (en) Circuit for high-precision analog reading of nonvolatile memory cells, in particular analog or multilevel flash or EEPROM memory cells
US6775186B1 (en) Low voltage sensing circuit for non-volatile memory device
US6584020B2 (en) Semiconductor memory device having intermediate voltage generating circuit
US5038324A (en) Separation circuit for a DRAM
KR940018975A (en) Semiconductor memory
US7233524B2 (en) Sense amplifier circuit
US8169845B2 (en) Apparatus and methods for sense amplifiers
US6812748B2 (en) Semiconductor device having substrate potential detection circuit less influenced by change in manufacturing conditions
US20240019886A1 (en) Electronic device
US20230307067A1 (en) Reference voltage generating circuit and semiconductor memory device

Legal Events

Date Code Title Description
FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA

Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001

Effective date: 20160426

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN

Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001

Effective date: 20160426

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT, MARYLAND

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001

Effective date: 20160426

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001

Effective date: 20160426

AS Assignment

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001

Effective date: 20160426

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001

Effective date: 20160426

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552)

Year of fee payment: 8

AS Assignment

Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, ILLINOIS

Free format text: SECURITY INTEREST;ASSIGNORS:MICRON TECHNOLOGY, INC.;MICRON SEMICONDUCTOR PRODUCTS, INC.;REEL/FRAME:047540/0001

Effective date: 20180703

Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, IL

Free format text: SECURITY INTEREST;ASSIGNORS:MICRON TECHNOLOGY, INC.;MICRON SEMICONDUCTOR PRODUCTS, INC.;REEL/FRAME:047540/0001

Effective date: 20180703

AS Assignment

Owner name: MICRON TECHNOLOGY, INC., IDAHO

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT;REEL/FRAME:047243/0001

Effective date: 20180629

AS Assignment

Owner name: MICRON TECHNOLOGY, INC., IDAHO

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT;REEL/FRAME:050937/0001

Effective date: 20190731

AS Assignment

Owner name: MICRON SEMICONDUCTOR PRODUCTS, INC., IDAHO

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:051028/0001

Effective date: 20190731

Owner name: MICRON TECHNOLOGY, INC., IDAHO

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:051028/0001

Effective date: 20190731

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12