US7026692B1 - Low voltage non-volatile memory transistor - Google Patents
Low voltage non-volatile memory transistor Download PDFInfo
- Publication number
- US7026692B1 US7026692B1 US10/706,115 US70611503A US7026692B1 US 7026692 B1 US7026692 B1 US 7026692B1 US 70611503 A US70611503 A US 70611503A US 7026692 B1 US7026692 B1 US 7026692B1
- Authority
- US
- United States
- Prior art keywords
- volatile memory
- memory cell
- transistor
- gate electrode
- control voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime, expires
Links
- 238000005054 agglomeration Methods 0.000 claims abstract description 12
- 230000002776 aggregation Effects 0.000 claims abstract description 12
- 229910052751 metal Inorganic materials 0.000 claims description 16
- 239000002184 metal Substances 0.000 claims description 16
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 16
- 238000000034 method Methods 0.000 claims description 14
- 239000004065 semiconductor Substances 0.000 claims description 14
- 210000000746 body region Anatomy 0.000 claims description 12
- 230000008569 process Effects 0.000 claims description 11
- 229910021341 titanium silicide Inorganic materials 0.000 claims description 8
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims description 6
- 229910021332 silicide Inorganic materials 0.000 claims description 5
- 239000010941 cobalt Substances 0.000 claims description 4
- 229910017052 cobalt Inorganic materials 0.000 claims description 4
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 claims description 4
- 229910021334 nickel silicide Inorganic materials 0.000 claims 1
- RUFLMLWJRZAWLJ-UHFFFAOYSA-N nickel silicide Chemical compound [Ni]=[Si]=[Ni] RUFLMLWJRZAWLJ-UHFFFAOYSA-N 0.000 claims 1
- 239000000463 material Substances 0.000 abstract description 5
- 230000004044 response Effects 0.000 abstract description 2
- 229920005591 polysilicon Polymers 0.000 description 14
- 238000005516 engineering process Methods 0.000 description 7
- 239000000758 substrate Substances 0.000 description 7
- 230000008859 change Effects 0.000 description 5
- 230000008901 benefit Effects 0.000 description 4
- 230000000694 effects Effects 0.000 description 4
- 125000006850 spacer group Chemical group 0.000 description 4
- 239000010936 titanium Substances 0.000 description 4
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- 229910052814 silicon oxide Inorganic materials 0.000 description 3
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- 229910018999 CoSi2 Inorganic materials 0.000 description 2
- 229910008479 TiSi2 Inorganic materials 0.000 description 2
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 2
- DFJQEGUNXWZVAH-UHFFFAOYSA-N bis($l^{2}-silanylidene)titanium Chemical compound [Si]=[Ti]=[Si] DFJQEGUNXWZVAH-UHFFFAOYSA-N 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 229910052719 titanium Inorganic materials 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- 229910019001 CoSi Inorganic materials 0.000 description 1
- DYCJFJRCWPVDHY-LSCFUAHRSA-N NBMPR Chemical compound O[C@@H]1[C@H](O)[C@@H](CO)O[C@H]1N1C2=NC=NC(SCC=3C=CC(=CC=3)[N+]([O-])=O)=C2N=C1 DYCJFJRCWPVDHY-LSCFUAHRSA-N 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 229910008484 TiSi Inorganic materials 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 239000005380 borophosphosilicate glass Substances 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 239000002019 doping agent Substances 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 238000013213 extrapolation Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 238000010348 incorporation Methods 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 230000002277 temperature effect Effects 0.000 description 1
- 230000009466 transformation Effects 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 238000011179 visual inspection Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B20/00—Read-only memory [ROM] devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B20/00—Read-only memory [ROM] devices
- H10B20/20—Programmable ROM [PROM] devices comprising field-effect components
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S257/00—Active solid-state devices, e.g. transistors, solid-state diodes
- Y10S257/903—FET configuration adapted for use as static memory cell
- Y10S257/904—FET configuration adapted for use as static memory cell with passive components,, e.g. polysilicon resistors
Definitions
- the present invention relates to non-volatile memory transistors. More specifically, the present invention relates to a low-voltage non-volatile memory transistor that can be fabricated using a standard CMOS process.
- the operating voltage of the resulting field effect transistors is also reduced to avoid a high electric field across the transistor gate oxide.
- the threshold voltage has not been scaled down as aggressively as the operating voltage.
- the difference between the operating voltage and the threshold voltage becomes smaller and smaller as semiconductor process technology progresses.
- the operating voltage of the resulting device is reduced to about 1.0 Volt while the threshold voltage of the associated transistors remains at about 0.4 Volts. (i.e., the same threshold voltage associated with process technologies of 130 nm or greater).
- Certain operating conditions may undesirably shift the threshold voltage of the transistors close to the operating voltage, such that it is difficult to turn on the transistor.
- the threshold voltages of P-channel transistors are known to degrade when exposed to a negative bias voltage at a high temperature.
- the temperature effect on a negative biased p-channel transistor is described by Yamamoto et al. in “Bias Temperature Instability in Scaled p+ Polysilicon Gate p-MOSFET's”, IEEE Transactions on Electron Devices, Vol. 46, No. 5, May 1999, pp. 921–926.
- Yamamoto et al. indicates that the threshold voltage shift is an exponential function of the inverse of the temperature. Extrapolation from the data presented by Yamamoto et al. shows that the threshold voltage can shift by more than 1 Volt at temperatures over 500° C.
- Yamamoto et al. also indicates that the threshold voltage shift is dependent on the channel length of the transistor.
- Titanium (Ti) polysilicide and cobalt (Co) polysilicide are commonly used materials for transistor gates and interconnects in integrated circuit manufacturing processes due to the low resistivity exhibited by these materials.
- the effect of the required anneal temperature on the resistivity of titanium silicide has been described by Lasky et al. in “Comparison of Transformation to Low-Resistivity Phase and Agglomeration of TiSi 2 and CoSi 2 ”, IEEE Transactions on Electron Devices, Vol. 38, No. 2, February 1991, pp. 262–269. Lasky et al.
- the resistivity of titanium silicide is transformed from a low resistivity (5–15 Ohms/sq.) to a high resistivity (greater than 100 Ohms/sq.) at an anneal temperature greater than 950° C.
- Lasky et al. also attributes the agglomeration of the titanium silicide to the change in resistivity at these high temperatures.
- Alavi et al. describes a structure that can be programmed to change resistivity by passing current through a titanium silicide element in the structure, thereby causing agglomeration.
- the agglomeration is initiated with a low voltage (less than 2 Volts) and a moderate current (less than 10 mA).
- the change in resistivity is an indication that passing current through the titanium silicide structure generates enough heat to reach the critical temperature to start the agglomeration.
- the present invention provides a 5-terminal p-channel non-volatile memory (NVM) transistor that is programmed by shifting the threshold voltage of the transistor.
- the threshold voltage is shifted by introducing a programming current to the gate electrode of the transistor, and simultaneously introducing a negative bias to the transistor.
- the NVM transistor includes an n-type semiconductor body region, first and second p-type source/drain regions located in the semiconductor body region and separated by a channel region, and a polysilicon/metal polysilicide gate electrode having a central portion located over the channel region, a first end portion located on a one side of the central portion, and a second end portion located on an opposite side of the central portion.
- First and second contact elements are coupled to the first and second source/drain regions, respectively.
- a third contact element is coupled to the first end of the gate electrode, and a fourth contact element is coupled to the second end of the gate electrode.
- a fifth contact element is coupled to the semiconductor body region.
- the p-channel NVM transistor is programmed as follows.
- a first program control voltage typically a core supply voltage (V CC ), or an input/output supply voltage (V DD ) is applied to the first end of the gate electrode via the third contact element.
- a second program control voltage typically a ground supply voltage, is applied to the second end of the gate electrode via the fourth contact element.
- a third program control voltage typically an input/output supply voltage (V DD ), is applied to the body region of the transistor.
- the third program control voltage can be the same or greater than the first program control voltage.
- the p-channel NVM transistor is partially or fully negatively biased.
- the threshold voltage of the p-channel NVM transistor is shifted in response to the locally generated heat and the negative bias condition.
- the agglomeration of the metal polysilicide in the gate electrode is an indication of the intense heat generated during programming. As a result, the programming operation is permanent.
- the p-channel NVM transistor is read by applying a first read control voltage, typically the ground supply voltage, to the first and second ends of the gate electrode, and to the first source/drain region of the transistor.
- a second read control voltage typically the core supply voltage (V CC ) is applied to the semiconductor body region and the second source/drain region of the transistor. If the NVM transistor has been programmed, no read current flows between the first and second source/drain regions. Conversely, if the NVM transistor has not been programmed, a significant read current flows between the first and second source/drain regions.
- FIG. 1 is a layout diagram illustrating a five-terminal p-channel non-volatile memory transistor in accordance with one embodiment of the present invention.
- FIG. 2A is a cross sectional view of the p-channel non-volatile memory transistor along section line A—A of FIG. 1 .
- FIG. 2B is a cross sectional view of the p-channel non-volatile memory transistor along section line B—B of FIG. 1 .
- the present invention provides a non-volatile memory (NVM) transistor that takes advantage of the threshold instability of a negatively biased p-channel transistor at a high temperature.
- NVM non-volatile memory
- FIG. 1 is a layout diagram illustrating a five-terminal p-channel NVM transistor 100 in accordance with one embodiment of the present invention.
- FIG. 2A is a cross sectional view of p-channel NVM transistor 100 along section line A—A of FIG. 1 .
- FIG. 2B is a cross sectional view of p-channel NVM transistor 100 along section line B—B of FIG. 1 .
- p-channel NVM transistor 100 is controlled to operate as a non-volatile memory cell.
- P-channel NVM transistor 100 which is fabricated in p-type substrate 201 and n-type well region 202 , includes p-type source/drain regions 101 – 102 , n-type well contact region 103 , field dielectric region 105 , gate electrode 110 , electrically conductive contact elements 121 – 125 , electrically conductive traces 131 – 135 and dielectric sidewall spacers 140 .
- P-channel transistor 100 is fabricated using conventional CMOS processing techniques.
- p-type substrate 201 is a monocrystalline semiconductor substrate (e.g., silicon).
- N-type well region 202 is formed in substrate 201 using conventional CMOS processing techniques (e.g., n-type ion implantation).
- Field dielectric region 105 is formed in the upper surface of n-type well region 202 as illustrated.
- field dielectric region 105 is a shallow trench isolation (STI) region, which is created by forming a trench in substrate 201 , and then filling the trench with a dielectric material, such as silicon oxide.
- STI shallow trench isolation
- field dielectric region 105 can be formed by the local oxidation of silicon (LOCOS).
- a gate dielectric layer 106 is formed over the upper surface of n-type well region 202 .
- the gate dielectric layer 106 can be, for example, thermally grown silicon oxide having a thickness in the range of about 10 to 25 Angstroms.
- a conductively doped polycrystalline silicon (polysilicon) layer 111 is formed over the upper surface of the gate dielectric layer 106 .
- polysilicon layer 111 has a thickness in the range of about 500 to 1500 Angstroms.
- polysilicon layer 111 is doped with boron to a dopant concentration in the range of about 10 20 atoms/cm 3 .
- a layer of refractive metal polysilicide 112 is formed over the upper surface of polysilicon layer 111 .
- metal polysilicide layer 112 is formed by depositing a layer of refractive metal, such as titanium (Ti), nickel (Ni) or cobalt (Co), on polysilicon layer 111 .
- a subsequent thermal anneal causes the refractive metal to react with the underlying polysilicon layer, thereby forming metal polysilicide layer 112 .
- a layer of metal polysilicide (TiSi or CoSi) can be deposited directly on polysilicon layer 111 .
- metal polysilicide layer 112 has a thickness in the range of about 1000 to 2000 Angstroms.
- Gate electrode 110 includes a first end 110 A dimensioned to receive a first contact element 123 , a second end 110 B dimensioned to receive a second contact element 124 , and a central region 110 C dimensioned to define a channel region 104 of p-channel NVM transistor 100 .
- Lightly doped source/drain regions (P ⁇ ) are formed in n-well region 202 , wherein the edges of these P-regions are self-aligned with edges of gate electrode 110 .
- Dielectric sidewall spacers 140 e.g., silicon nitride, silicon oxide, or silicon oxynitride
- Heavily doped source/drain contact regions are formed in n-well region 202 , wherein the edges of these P+ regions are self-aligned with edges of sidewall spacers 140 .
- the P+ and P ⁇ regions form p-type source/drain regions 101 and 102 .
- lightly doped P— regions and sidewall spacers 140 can be eliminated.
- Heavily doped n-well contact region 103 (N+) is formed in n-well region 202 , away from source/drain regions 101 – 102 .
- self-aligned metal polysilicide i.e., salicide
- Electrically conductive contact elements 121 , 122 , 123 , 124 and 125 are formed through a first dielectric layer (not shown), thereby contacting source/drain region 101 , source/drain region 102 , the first end 110 A of gate electrode 110 , the second end 110 B of gate electrode 110 , and n+contact region 103 , respectively.
- Contact element 123 (coupled to first end 110 A) and contact element 124 (coupled to second end 110 B) may be coupled to separate nodes in a circuit, thereby allowing for independent control of first end 110 A and second end 110 B of gate electrode 110 .
- contact elements 121 – 125 are tungsten. However, other materials can be used to form contact elements 121 – 125 in other embodiments.
- traces 131 – 135 which are formed over the first dielectric layer, contact the contact elements 121 – 125 , respectively.
- traces 131 – 135 are all illustrated as part of a first conductive layer (e.g., the first metal layer), it is understood that these traces may be located in different conductive layers in other embodiments, as required by the layout of the associated device.
- five-terminal p-channel NVM transistor 100 is controlled to operate as a non-volatile memory cell in the manner described below.
- NVM transistor 100 is programmed by applying a first program control voltage to the first end 110 A of gate electrode, a second program control voltage to the second end 110 B of gate electrode 110 , and a third program control voltage to the body/substrate (i.e., n-well 202 ) of NVM transistor 100 .
- the first program control voltage is selected to be greater than the second program control voltage, such that a programming current flows through gate electrode 110 , thereby generating localized heat.
- the third programming control voltage is selected to be greater than the second programming control voltage, such that p-channel NVM transistor 100 is negatively biased.
- the localized heat and negative bias causes an accelerated threshold voltage shift within p-channel NVM transistor 100 .
- p-channel NVM transistor 100 is programmed by applying a first positive supply voltage to the first end 110 A of gate electrode 110 , a second positive supply voltage to n-well 202 , and a ground supply voltage to the second end 110 B of gate electrode 110 .
- the first positive supply voltage is a core supply voltage V CC , which is typically used to operate the core logic of a CMOS device, or an input/output supply voltage V DD , which is typically used to operate the input/output logic of a CMOS device.
- core supply voltage V CC may have a nominal value of 1 Volt.
- the second positive supply voltage can be an input/output supply voltage V DD , which is typically used to operate the input/output logic of a CMOS device.
- input/output supply voltage V DD may have a nominal value of 2.5 or 3.3 Volts. Note that both supply voltages V CC and V DD are normal operating voltages of the CMOS device.
- a current of about 10 to 20 milli-Amperes passes through gate electrode 110 , thereby heating the polysilicon and metal polysilicide layers of gate electrode 110 .
- the second end 110 B of gate electrode 110 is negatively biased with respect to n-well region 202 .
- the heat generated within gate electrode 110 and the negative bias voltage on this gate electrode 110 results in a bias temperature degradation effect on p-channel NVM transistor 100 .
- the programming operation is performed for a duration of about 100 microseconds to 100 milliseconds. During this time, gate electrode 110 reaches a temperature in the range of about 400° C. to 900° C.
- the threshold voltage of transistor 100 shifts (i.e., becomes more negative), such that transistor 100 will not conduct current when a conventional read control voltage (e.g., 0 Volts) is applied to gate electrode 110 .
- a conventional read control voltage e.g., 0 Volts
- the threshold voltage of p-channel transistor 100 may shift from a range of about ⁇ 0.3 to ⁇ 0.4 Volts, to a range of about ⁇ 1.1 to ⁇ 2.0 Volts. It is important to note that the programming operation permanently shifts the threshold voltage of p-channel transistor 100 , such that this transistor operates as a non-volatile memory cell.
- a ground supply voltage (0 Volts) is applied to both ends 110 A and 110 B of gate electrode 110 and to source/drain terminal 102 .
- the V CC supply voltage is applied to n-well region 202 and source/drain region 101 .
- Current sense circuitry (not shown) is coupled to source/drain region 101 . If NVM transistor 100 is programmed, the threshold voltage of this transistor is negative enough to prevent current from flowing between source/drain regions 101 – 102 . Thus, the current sense circuitry fails to detect a significant read current when NVM transistor 100 is programmed.
- the current sense circuitry identifies the absence of read current as a first logic stage (e.g., a logic “1” value). Conversely, if NVM transistor 100 is not programmed, the threshold voltage of this transistor is less negative, thereby allowing a significant read current to flow between source/drain regions 101 – 102 . Thus, the current sense circuitry detects a significant read current when NVM transistor 100 is not programmed.
- the current sense circuitry identifies the presence of a read current as a second logic state (e.g., a logic “0” value). In this manner, the current sense circuitry is able to identify the programmed/non-programmed state of p-channel NVM transistor 100 .
- the duration of the read operation is comparable to the duration of a read operation of a conventional non-volatile memory cell, on the order of 1 microsecond.
- P-channel NVM transistor 100 may be placed in an off (standby) state, wherein no current flows between source/drain regions 101 – 102 , by applying the V CC supply voltage to gate electrode 110 , source/drain region 101 and n-well region 202 , and applying the ground supply voltage to source/drain region 102 .
- NVM transistor 100 One advantage of p-channel NVM transistor 100 is that this transistor can be fabricated using a conventional CMOS process, without requiring any additional process steps or masks.
- NVM transistor 100 can be programmed without a high programming voltage (i.e., a voltage greater than the normal operating voltage of other transistors formed on the same substrate as transistor 100 ).
- NVM transistor 100 can advantageously be used in an application such as repairing bad circuitry (i.e., disabling faulty circuitry and enabling redundant circuitry).
- a plurality of NVM transistors identical to transistor 100 can be used to store an encryption key in a device for security applications.
- NVM transistor 100 has an advantage over conventional fuse-based NVM technology in an encryption key application.
Abstract
A p-channel non-volatile memory (NVM) transistor is programmed by shifting the threshold voltage of the transistor. The threshold voltage is shifted by introducing a programming current to the gate electrode of the transistor, and simultaneously introducing a negative bias to the transistor. The threshold voltage of the p-channel NVM transistor is shifted in response to the negative bias condition and the heat generated by the programming current. The high temperature accelerates the threshold voltage shift. The threshold voltage shift is accompanied by an agglomeration of material in the gate electrode. The agglomeration of material in the gate electrode is an indication of the high temperature reached during programming. The threshold voltage shift of the p-channel NVM transistor is permanent.
Description
The present invention relates to non-volatile memory transistors. More specifically, the present invention relates to a low-voltage non-volatile memory transistor that can be fabricated using a standard CMOS process.
As semiconductor process technology advances, both vertical and horizontal dimensions of the resulting devices are scaled to smaller and smaller dimensions. The operating voltage of the resulting field effect transistors is also reduced to avoid a high electric field across the transistor gate oxide. However, the voltage required to turn the transistor on or off (hereinafter referred to as the threshold voltage), has not been scaled down as aggressively as the operating voltage. The difference between the operating voltage and the threshold voltage becomes smaller and smaller as semiconductor process technology progresses. In today's deep sub-micron technology (e.g., 90 nanometers (nm) or less), the operating voltage of the resulting device is reduced to about 1.0 Volt while the threshold voltage of the associated transistors remains at about 0.4 Volts. (i.e., the same threshold voltage associated with process technologies of 130 nm or greater). Certain operating conditions may undesirably shift the threshold voltage of the transistors close to the operating voltage, such that it is difficult to turn on the transistor.
The threshold voltages of P-channel transistors are known to degrade when exposed to a negative bias voltage at a high temperature. The temperature effect on a negative biased p-channel transistor is described by Yamamoto et al. in “Bias Temperature Instability in Scaled p+ Polysilicon Gate p-MOSFET's”, IEEE Transactions on Electron Devices, Vol. 46, No. 5, May 1999, pp. 921–926. Yamamoto et al. indicates that the threshold voltage shift is an exponential function of the inverse of the temperature. Extrapolation from the data presented by Yamamoto et al. shows that the threshold voltage can shift by more than 1 Volt at temperatures over 500° C. Yamamoto et al. also indicates that the threshold voltage shift is dependent on the channel length of the transistor.
In “NBTI Enhancement by Nitrogen Incorporation into Ultrathin Gate Oxide for 0.10-um Gate CMOS Generation”, 2000 Symposium on VLSI Technology Digest of Technical Papers, p. 93, Kimizuka et al. also reported that the lifetime of a p-channel transistor (i.e., change in threshold voltage) is an exponential function of the inverse of the temperature.
Titanium (Ti) polysilicide and cobalt (Co) polysilicide are commonly used materials for transistor gates and interconnects in integrated circuit manufacturing processes due to the low resistivity exhibited by these materials. The effect of the required anneal temperature on the resistivity of titanium silicide has been described by Lasky et al. in “Comparison of Transformation to Low-Resistivity Phase and Agglomeration of TiSi2 and CoSi2”, IEEE Transactions on Electron Devices, Vol. 38, No. 2, February 1991, pp. 262–269. Lasky et al. teaches that the resistivity of titanium silicide is transformed from a low resistivity (5–15 Ohms/sq.) to a high resistivity (greater than 100 Ohms/sq.) at an anneal temperature greater than 950° C. Lasky et al. also attributes the agglomeration of the titanium silicide to the change in resistivity at these high temperatures.
The effect of the thermal process on the performance of a titanium silicide gate device has been described by Jang et al. in “Effects of Thermal Processes After Silicidation on the Performance of TiSi2/Polysilicon Gate Device”, IEEE Transactions on Electron Devices, Vol. 46, No. 12, December 1999, pp. 2353–2356. Jang et al. observes that the resistivity of a titanium silicide gate changes as the BPSG reflow temperature increases from 750° C. to 850° C.
In “A PROM Element Based on Salicide Agglomeration of Poly Fuses in a CMOS Logic Process”, International Electron Devices Meeting (IEDM) Technical Digest, pp. 855–858, 1997, Alavi et al. describes a structure that can be programmed to change resistivity by passing current through a titanium silicide element in the structure, thereby causing agglomeration. The agglomeration is initiated with a low voltage (less than 2 Volts) and a moderate current (less than 10 mA). The change in resistivity is an indication that passing current through the titanium silicide structure generates enough heat to reach the critical temperature to start the agglomeration.
Similarly, a resistivity change in a cobalt silicide fuse structure has been demonstrated by Kalnitsky et al. in “CoSi2 Integrated Fuses on Poly Silicon for Low Voltage 0.18 um CMOS Applications”, International Electron Devices Meeting (IEDM) Technical Digest, pp. 765–768, 1999.
It would therefore be desirable to have a structure that takes advantage of (1) the P-channel transistor's threshold voltage instability at negative bias and high temperature and (2) the high temperature generation in the presence of current.
Accordingly, the present invention provides a 5-terminal p-channel non-volatile memory (NVM) transistor that is programmed by shifting the threshold voltage of the transistor. The threshold voltage is shifted by introducing a programming current to the gate electrode of the transistor, and simultaneously introducing a negative bias to the transistor.
In accordance with one embodiment, the NVM transistor includes an n-type semiconductor body region, first and second p-type source/drain regions located in the semiconductor body region and separated by a channel region, and a polysilicon/metal polysilicide gate electrode having a central portion located over the channel region, a first end portion located on a one side of the central portion, and a second end portion located on an opposite side of the central portion. First and second contact elements are coupled to the first and second source/drain regions, respectively. A third contact element is coupled to the first end of the gate electrode, and a fourth contact element is coupled to the second end of the gate electrode. A fifth contact element is coupled to the semiconductor body region.
The p-channel NVM transistor is programmed as follows. A first program control voltage, typically a core supply voltage (VCC), or an input/output supply voltage (VDD) is applied to the first end of the gate electrode via the third contact element. A second program control voltage, typically a ground supply voltage, is applied to the second end of the gate electrode via the fourth contact element. As a result, a programming current flows through the gate electrode, thereby generating heat within the gate electrode.
A third program control voltage, typically an input/output supply voltage (VDD), is applied to the body region of the transistor. The third program control voltage can be the same or greater than the first program control voltage. As a result, the p-channel NVM transistor is partially or fully negatively biased.
The threshold voltage of the p-channel NVM transistor is shifted in response to the locally generated heat and the negative bias condition. The agglomeration of the metal polysilicide in the gate electrode is an indication of the intense heat generated during programming. As a result, the programming operation is permanent.
The p-channel NVM transistor is read by applying a first read control voltage, typically the ground supply voltage, to the first and second ends of the gate electrode, and to the first source/drain region of the transistor. A second read control voltage, typically the core supply voltage (VCC), is applied to the semiconductor body region and the second source/drain region of the transistor. If the NVM transistor has been programmed, no read current flows between the first and second source/drain regions. Conversely, if the NVM transistor has not been programmed, a significant read current flows between the first and second source/drain regions.
The present invention will be more fully understood in view of the following description and drawings.
The present invention provides a non-volatile memory (NVM) transistor that takes advantage of the threshold instability of a negatively biased p-channel transistor at a high temperature.
P-channel NVM transistor 100, which is fabricated in p-type substrate 201 and n-type well region 202, includes p-type source/drain regions 101–102, n-type well contact region 103, field dielectric region 105, gate electrode 110, electrically conductive contact elements 121–125, electrically conductive traces 131–135 and dielectric sidewall spacers 140. P-channel transistor 100 is fabricated using conventional CMOS processing techniques.
In the described embodiments, p-type substrate 201 is a monocrystalline semiconductor substrate (e.g., silicon). N-type well region 202 is formed in substrate 201 using conventional CMOS processing techniques (e.g., n-type ion implantation). Field dielectric region 105 is formed in the upper surface of n-type well region 202 as illustrated. In the illustrated embodiments, field dielectric region 105 is a shallow trench isolation (STI) region, which is created by forming a trench in substrate 201, and then filling the trench with a dielectric material, such as silicon oxide. However, in other embodiments, field dielectric region 105 can be formed by the local oxidation of silicon (LOCOS).
A gate dielectric layer 106 is formed over the upper surface of n-type well region 202. The gate dielectric layer 106 can be, for example, thermally grown silicon oxide having a thickness in the range of about 10 to 25 Angstroms. A conductively doped polycrystalline silicon (polysilicon) layer 111 is formed over the upper surface of the gate dielectric layer 106. In the described embodiment, polysilicon layer 111 has a thickness in the range of about 500 to 1500 Angstroms. In this embodiment polysilicon layer 111 is doped with boron to a dopant concentration in the range of about 1020 atoms/cm3.
A layer of refractive metal polysilicide 112 is formed over the upper surface of polysilicon layer 111. In one embodiment, metal polysilicide layer 112 is formed by depositing a layer of refractive metal, such as titanium (Ti), nickel (Ni) or cobalt (Co), on polysilicon layer 111. A subsequent thermal anneal causes the refractive metal to react with the underlying polysilicon layer, thereby forming metal polysilicide layer 112. Alternately, a layer of metal polysilicide (TiSi or CoSi) can be deposited directly on polysilicon layer 111. In accordance with one embodiment, metal polysilicide layer 112 has a thickness in the range of about 1000 to 2000 Angstroms.
The metal polysilicide layer 112 and polysilicon layer 111 are patterned to form gate electrode 110. Gate electrode 110 includes a first end 110A dimensioned to receive a first contact element 123, a second end 110B dimensioned to receive a second contact element 124, and a central region 110C dimensioned to define a channel region 104 of p-channel NVM transistor 100. Lightly doped source/drain regions (P−) are formed in n-well region 202, wherein the edges of these P-regions are self-aligned with edges of gate electrode 110. Dielectric sidewall spacers 140 (e.g., silicon nitride, silicon oxide, or silicon oxynitride) are formed adjacent to gate electrode 110. Heavily doped source/drain contact regions (P+) are formed in n-well region 202, wherein the edges of these P+ regions are self-aligned with edges of sidewall spacers 140. The P+ and P− regions form p-type source/ drain regions 101 and 102. In an alternate embodiment, lightly doped P— regions and sidewall spacers 140 can be eliminated. Heavily doped n-well contact region 103 (N+) is formed in n-well region 202, away from source/drain regions 101–102. In one embodiment, self-aligned metal polysilicide (i.e., salicide) can be formed over exposed upper surfaces of source/drain regions 101–102, n+ type contact region 103 and polysilicon layer 111, in a manner known to those of ordinary skill in the semiconductor processing art.
Electrically conductive contact elements 121, 122, 123, 124 and 125 are formed through a first dielectric layer (not shown), thereby contacting source/drain region 101, source/drain region 102, the first end 110A of gate electrode 110, the second end 110B of gate electrode 110, and n+contact region 103, respectively. Contact element 123 (coupled to first end 110A) and contact element 124 (coupled to second end 110B) may be coupled to separate nodes in a circuit, thereby allowing for independent control of first end 110A and second end 110B of gate electrode 110. In the described embodiment, contact elements 121–125 are tungsten. However, other materials can be used to form contact elements 121–125 in other embodiments.
Electrically conductive traces 131–135, which are formed over the first dielectric layer, contact the contact elements 121–125, respectively. Although traces 131–135 are all illustrated as part of a first conductive layer (e.g., the first metal layer), it is understood that these traces may be located in different conductive layers in other embodiments, as required by the layout of the associated device.
In accordance with one embodiment, five-terminal p-channel NVM transistor 100 is controlled to operate as a non-volatile memory cell in the manner described below.
In the present embodiment, p-channel NVM transistor 100 is programmed by applying a first positive supply voltage to the first end 110A of gate electrode 110, a second positive supply voltage to n-well 202, and a ground supply voltage to the second end 110B of gate electrode 110. The first positive supply voltage is a core supply voltage VCC, which is typically used to operate the core logic of a CMOS device, or an input/output supply voltage VDD, which is typically used to operate the input/output logic of a CMOS device. For example, core supply voltage VCC may have a nominal value of 1 Volt. The second positive supply voltage can be an input/output supply voltage VDD, which is typically used to operate the input/output logic of a CMOS device. For example, input/output supply voltage VDD may have a nominal value of 2.5 or 3.3 Volts. Note that both supply voltages VCC and VDD are normal operating voltages of the CMOS device.
Under the above-described conditions, a current of about 10 to 20 milli-Amperes passes through gate electrode 110, thereby heating the polysilicon and metal polysilicide layers of gate electrode 110. Also under these conditions, the second end 110B of gate electrode 110 is negatively biased with respect to n-well region 202. The heat generated within gate electrode 110 and the negative bias voltage on this gate electrode 110 results in a bias temperature degradation effect on p-channel NVM transistor 100. In accordance with one embodiment, the programming operation is performed for a duration of about 100 microseconds to 100 milliseconds. During this time, gate electrode 110 reaches a temperature in the range of about 400° C. to 900° C. Under these conditions, the threshold voltage of transistor 100 shifts (i.e., becomes more negative), such that transistor 100 will not conduct current when a conventional read control voltage (e.g., 0 Volts) is applied to gate electrode 110. For example, the threshold voltage of p-channel transistor 100 may shift from a range of about −0.3 to −0.4 Volts, to a range of about −1.1 to −2.0 Volts. It is important to note that the programming operation permanently shifts the threshold voltage of p-channel transistor 100, such that this transistor operates as a non-volatile memory cell.
To read the programmed/non-programmed state of p-channel NVM transistor 100, a ground supply voltage (0 Volts) is applied to both ends 110A and 110B of gate electrode 110 and to source/drain terminal 102. The VCC supply voltage is applied to n-well region 202 and source/drain region 101. Current sense circuitry (not shown) is coupled to source/drain region 101. If NVM transistor 100 is programmed, the threshold voltage of this transistor is negative enough to prevent current from flowing between source/drain regions 101–102. Thus, the current sense circuitry fails to detect a significant read current when NVM transistor 100 is programmed. The current sense circuitry identifies the absence of read current as a first logic stage (e.g., a logic “1” value). Conversely, if NVM transistor 100 is not programmed, the threshold voltage of this transistor is less negative, thereby allowing a significant read current to flow between source/drain regions 101–102. Thus, the current sense circuitry detects a significant read current when NVM transistor 100 is not programmed. The current sense circuitry identifies the presence of a read current as a second logic state (e.g., a logic “0” value). In this manner, the current sense circuitry is able to identify the programmed/non-programmed state of p-channel NVM transistor 100. In the described embodiment, the duration of the read operation is comparable to the duration of a read operation of a conventional non-volatile memory cell, on the order of 1 microsecond.
P-channel NVM transistor 100 may be placed in an off (standby) state, wherein no current flows between source/drain regions 101–102, by applying the VCC supply voltage to gate electrode 110, source/drain region 101 and n-well region 202, and applying the ground supply voltage to source/drain region 102.
One advantage of p-channel NVM transistor 100 is that this transistor can be fabricated using a conventional CMOS process, without requiring any additional process steps or masks. In addition, NVM transistor 100 can be programmed without a high programming voltage (i.e., a voltage greater than the normal operating voltage of other transistors formed on the same substrate as transistor 100). NVM transistor 100 can advantageously be used in an application such as repairing bad circuitry (i.e., disabling faulty circuitry and enabling redundant circuitry). A plurality of NVM transistors identical to transistor 100 can be used to store an encryption key in a device for security applications. NVM transistor 100 has an advantage over conventional fuse-based NVM technology in an encryption key application. When using conventional fuse-based NVM technology, a visual inspection of the fuse-based elements may reveal the encryption key, because the physical characteristics of programmed and non-programmed fused-base NVM devices are different. However, the physical differences between the programmed and non-programmed NVM transistor 100 are subtle, thereby making it difficult to reverse engineer the contents of this NVM transistor 100.
Although the invention has been described in connection with several embodiments, it is understood that this invention is not limited to the embodiments disclosed, but is capable of various modifications, which would be apparent to one of ordinary skill in the art. For example, although a single p-channel NVM transistor has been described, it is understood that an array of these transistors can be created. Such an array could be used in any application where a non-volatile memory fabricated using a standard CMOS process would be desirable, for instance in a programmable read-only memory (PROM) or a programmable logic device (PLD). As another example, other types of transistors, such as n-type transistors, may be used in accordance with the present invention. Thus, the present invention is only limited by the following claims.
Claims (21)
1. A non-volatile memory cell comprising:
a semiconductor body region;
a first source/drain region located in the semiconductor body region and coupled to a first contact element;
a second source/drain region located in the semiconductor body region and coupled to a second contact element;
a gate electrode having a central portion located over a channel region located in the semiconductor body region between the first and second source/drain regions, a first end portion located on a first side of the central portion, and a second end portion located on a second side of the central portion;
a third contact element coupled to the first end portion of the gate electrode;
a fourth contact element coupled to the second end portion of the gate electrode; and
a fifth contact element coupled to the semiconductor body region;
wherein the third and fourth contact elements allow for independent control of the first and second end portions of the gate electrode; and
wherein the gate electrode exhibits agglomeration.
2. The non-volatile memory cell of claim 1 , wherein the gate electrode comprises a layer of polycrystalline silicon and a layer of metal silicide.
3. The non-volatile memory cell of claim 2 , wherein the layer of metal silicide comprises at least one of titanium silicide, cobalt silicide and nickel silicide.
4. The non-volatile memory cell of claim 2 , wherein the layer of metal silicide exhibits agglomeration.
5. The non-volatile memory cell of claim 2 , wherein first and second end portions of the gate electrode are wider than the central portion of the gate electrode.
6. The non-volatile memory cell of claim 1 , wherein the first and second source/drain regions have a p-type conductivity.
7. The non-volatile memory cell of claim 6 , wherein the semiconductor body region comprises an n-type well region.
8. The non-volatile memory cell of claim 1 , further comprising a gate dielectric layer located between the channel region and the gate electrode.
9. The non-volatile memory cell of claim 1 , wherein during programming, the third contact element is coupled to receive a first control voltage, and the fourth contact element is coupled to receive a second control voltage, which is less than the first control voltage.
10. The non-volatile memory cell of claim 9 , wherein during programming, the fifth contact element is coupled to receive a third control voltage, which is greater than the second control voltage.
11. The non-volatile memory cell of claim 9 , wherein the first and second control voltages are less than or equal to a normal operating voltage of a CMOS process.
12. The non-volatile memory cell of claim 1 , further comprising current sense circuitry for detecting a read current in the first source/drain region.
13. The non-volatile memory cell of claim 1 , wherein the non-volatile memory cell is fabricated using a standard CMOS process.
14. The non-volatile memory cell of claim 1 , wherein the non-volatile memory cell is part of a programmable read-only memory.
15. The non-volatile memory cell of claim 1 , wherein the non-volatile memory cell is part of a programmable logic device.
16. The non-volatile memory cell of claim 1 , wherein the non-volatile memory cell stores a portion of an encryption key.
17. The non-volatile memory cell of claim 1 , wherein the non-volatile memory cell selectively enables or disables a portion of a circuit coupled to the non-volatile memory cell.
18. A system for enabling a transistor to be operated as a non-volatile memory cell, the system comprising:
means for applying a first program control voltage to a first end of a gate electrode of the transistor; and
means for applying a second program control voltage to a second end of the gate electrode of the transistor, wherein the first and second program control voltages cause a current to flow through the gate electrode of the transistor, thereby changing a threshold voltage of the transistor and causing agglomeration in the gate electrode of the transistor.
19. The system of claim 18 , wherein the first program control voltage is a positive supply voltage, and the second program control voltage is a ground supply voltage.
20. The system of claim 18 , further comprising means for applying a third program control voltage to a body region of the transistor, wherein the third program control voltage, combined with the first and second program control voltages, introduces a negative bias to the transistor.
21. The system of claim 18 , further comprising:
means for applying a first read control voltage to the first and second ends of the gate electrode, and to a first source/drain region of the transistor; and
means for applying a second read control voltage to the body of the transistor and a second source/drain region of the transistor.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/706,115 US7026692B1 (en) | 2003-11-12 | 2003-11-12 | Low voltage non-volatile memory transistor |
US11/353,824 US7092273B2 (en) | 2003-11-12 | 2006-02-14 | Low voltage non-volatile memory transistor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/706,115 US7026692B1 (en) | 2003-11-12 | 2003-11-12 | Low voltage non-volatile memory transistor |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/353,824 Division US7092273B2 (en) | 2003-11-12 | 2006-02-14 | Low voltage non-volatile memory transistor |
Publications (1)
Publication Number | Publication Date |
---|---|
US7026692B1 true US7026692B1 (en) | 2006-04-11 |
Family
ID=36127714
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/706,115 Expired - Lifetime US7026692B1 (en) | 2003-11-12 | 2003-11-12 | Low voltage non-volatile memory transistor |
US11/353,824 Expired - Fee Related US7092273B2 (en) | 2003-11-12 | 2006-02-14 | Low voltage non-volatile memory transistor |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/353,824 Expired - Fee Related US7092273B2 (en) | 2003-11-12 | 2006-02-14 | Low voltage non-volatile memory transistor |
Country Status (1)
Country | Link |
---|---|
US (2) | US7026692B1 (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090059684A1 (en) * | 2005-05-27 | 2009-03-05 | Agere Systems Inc. | Method and Apparatus for Storing Data in a Write-Once Non-Volatile Memory |
US20090224323A1 (en) * | 2008-03-06 | 2009-09-10 | Xilinx, Inc. | Integrated circuit with mosfet fuse element |
US7710813B1 (en) | 2008-03-05 | 2010-05-04 | Xilinx, Inc. | Electronic fuse array |
US7724600B1 (en) | 2008-03-05 | 2010-05-25 | Xilinx, Inc. | Electronic fuse programming current generator with on-chip reference |
US7834659B1 (en) | 2008-03-05 | 2010-11-16 | Xilinx, Inc. | Multi-step programming of E fuse cells |
US7888771B1 (en) | 2007-05-02 | 2011-02-15 | Xilinx, Inc. | E-fuse with scalable filament link |
US7923811B1 (en) | 2008-03-06 | 2011-04-12 | Xilinx, Inc. | Electronic fuse cell with enhanced thermal gradient |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI287868B (en) * | 2005-11-17 | 2007-10-01 | Ememory Technology Inc | Single-poly non-volatile memory device |
US7760537B2 (en) * | 2007-05-31 | 2010-07-20 | Kabushiki Kaisha Toshiba | Programmable ROM |
US9378443B2 (en) | 2009-05-14 | 2016-06-28 | Ascensia Diabetes Care Holding Ag | Calibration coded sensors and apparatus, systems and methods for reading same |
US8107309B2 (en) * | 2009-07-17 | 2012-01-31 | International Business Machines Corporation | Bias temperature instability-influenced storage cell |
US9632055B2 (en) * | 2010-11-12 | 2017-04-25 | Ascensia Diabetes Care Holdings Ag | Auto-coded analyte sensors and apparatus, systems, and methods for detecting same |
Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4219836A (en) * | 1978-05-18 | 1980-08-26 | Texas Instruments Incorporated | Contact programmable double level polysilicon MOS read only memory |
US4238839A (en) * | 1979-04-19 | 1980-12-09 | National Semiconductor Corporation | Laser programmable read only memory |
US4647340A (en) * | 1986-03-31 | 1987-03-03 | Ncr Corporation | Programmable read only memory using a tungsten fuse |
US4872140A (en) * | 1987-05-19 | 1989-10-03 | Gazelle Microcircuits, Inc. | Laser programmable memory array |
US6258700B1 (en) * | 1995-09-29 | 2001-07-10 | Intel Corporation | Silicide agglomeration fuse device |
US6496416B1 (en) | 2000-12-19 | 2002-12-17 | Xilinx, Inc. | Low voltage non-volatile memory cell |
US6522582B1 (en) * | 1999-03-05 | 2003-02-18 | Xilinx, Inc. | Non-volatile memory array using gate breakdown structures |
US6525397B1 (en) * | 1999-08-17 | 2003-02-25 | National Semiconductor Corporation | Extended drain MOSFET for programming an integrated fuse element to high resistance in low voltage process technology |
US20030122200A1 (en) * | 2001-11-06 | 2003-07-03 | Takayuki Kamiya | Semiconductor device having fuse and its manufacture method |
US6703680B2 (en) * | 2001-12-04 | 2004-03-09 | Kabushiki Kaisha Toshiba | Programmable element programmed by changes in resistance due to phase transition |
US20040124458A1 (en) * | 2002-12-31 | 2004-07-01 | Chandrasekharan Kothandaraman | Programmable fuse device |
US6807079B2 (en) * | 2002-11-01 | 2004-10-19 | Hewlett-Packard Development Company, L.P. | Device having a state dependent upon the state of particles dispersed in a carrier |
US20050067670A1 (en) * | 2003-09-30 | 2005-03-31 | Hui Frank Yauchee | Method and apparatus for using cobalt silicided polycrystalline silicon for a one time programmable non-volatile semiconductor memory |
US6911360B2 (en) * | 2003-04-29 | 2005-06-28 | Freescale Semiconductor, Inc. | Fuse and method for forming |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5166758A (en) * | 1991-01-18 | 1992-11-24 | Energy Conversion Devices, Inc. | Electrically erasable phase change memory |
US6060743A (en) * | 1997-05-21 | 2000-05-09 | Kabushiki Kaisha Toshiba | Semiconductor memory device having multilayer group IV nanocrystal quantum dot floating gate and method of manufacturing the same |
US6882571B1 (en) | 2000-12-19 | 2005-04-19 | Xilinx, Inc. | Low voltage non-volatile memory cell |
US6930920B1 (en) | 2002-10-29 | 2005-08-16 | Xilinx, Inc. | Low voltage non-volatile memory cell |
-
2003
- 2003-11-12 US US10/706,115 patent/US7026692B1/en not_active Expired - Lifetime
-
2006
- 2006-02-14 US US11/353,824 patent/US7092273B2/en not_active Expired - Fee Related
Patent Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4219836A (en) * | 1978-05-18 | 1980-08-26 | Texas Instruments Incorporated | Contact programmable double level polysilicon MOS read only memory |
US4238839A (en) * | 1979-04-19 | 1980-12-09 | National Semiconductor Corporation | Laser programmable read only memory |
US4647340A (en) * | 1986-03-31 | 1987-03-03 | Ncr Corporation | Programmable read only memory using a tungsten fuse |
US4872140A (en) * | 1987-05-19 | 1989-10-03 | Gazelle Microcircuits, Inc. | Laser programmable memory array |
US6258700B1 (en) * | 1995-09-29 | 2001-07-10 | Intel Corporation | Silicide agglomeration fuse device |
US6522582B1 (en) * | 1999-03-05 | 2003-02-18 | Xilinx, Inc. | Non-volatile memory array using gate breakdown structures |
US6525397B1 (en) * | 1999-08-17 | 2003-02-25 | National Semiconductor Corporation | Extended drain MOSFET for programming an integrated fuse element to high resistance in low voltage process technology |
US6496416B1 (en) | 2000-12-19 | 2002-12-17 | Xilinx, Inc. | Low voltage non-volatile memory cell |
US20030122200A1 (en) * | 2001-11-06 | 2003-07-03 | Takayuki Kamiya | Semiconductor device having fuse and its manufacture method |
US6703680B2 (en) * | 2001-12-04 | 2004-03-09 | Kabushiki Kaisha Toshiba | Programmable element programmed by changes in resistance due to phase transition |
US6807079B2 (en) * | 2002-11-01 | 2004-10-19 | Hewlett-Packard Development Company, L.P. | Device having a state dependent upon the state of particles dispersed in a carrier |
US20040124458A1 (en) * | 2002-12-31 | 2004-07-01 | Chandrasekharan Kothandaraman | Programmable fuse device |
US6911360B2 (en) * | 2003-04-29 | 2005-06-28 | Freescale Semiconductor, Inc. | Fuse and method for forming |
US20050067670A1 (en) * | 2003-09-30 | 2005-03-31 | Hui Frank Yauchee | Method and apparatus for using cobalt silicided polycrystalline silicon for a one time programmable non-volatile semiconductor memory |
Non-Patent Citations (10)
Title |
---|
Alexander Kalnitzky et al., CoSi<SUB>2 </SUB>integrated fuses on poly silicon for low voltage 0.18um CMOS applications, Sep. 1999, pp. 765-768 IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997. |
Jerome B. Lasky et al., "Comparison of Transformation to Low-Resistivity Phase and Agglomeration of TiSi<SUB>2 </SUB>and CoSi<SUB>2 </SUB>," IEEE Transactions on Electron Devices, vol. 38, No. 2, Feb. 1991, pp. 262-269, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997. |
Mohsen Alavi et al., A PROM Element Based on Salicide Agglomeration of Poly Fuses in a CMOS Logic Process, Jul. 1997, pp. 855-858, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997. |
N. Kimizuka et al., "NBTI enchancement by nitrogen incorporation into ultrathin gat oxide for 0.10-um gate CMOS generation," 2000 Symposium on VLSI Technology Digest of Technical Papers, Apr. 2000, pp. 92-93, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997. |
Se-Aug Jang et al., "Effects of Thermal Processes After Silicidation on the Performance of TiSi<SUB>2</SUB>/ Polysilicon Gate Device," IEEE Transactions on Electron Devices, vol. 46, No. 12, Dec. 1999, pp. 2353-2356, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997. |
Toyoji Yamamoto et al., "Bias Temperature Instability in Scaled p+ Polysilicon Gate p-MOSFET's," IEEE Transactions on Electron Devices, vol. 46, No. 5, May 1999, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997. |
U.S. Appl. No. 10/283,736, filed Oct. 29, 2002, Look. |
U.S. Appl. No. 10/693,219, filed Oct. 24, 2003, Look. |
U.S. Appl. No. 10/693,467, filed Oct. 24, 2003, Look. |
U.S. Appl. No. 10/693,468, filed Oct. 24, 2003, Look. |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090059684A1 (en) * | 2005-05-27 | 2009-03-05 | Agere Systems Inc. | Method and Apparatus for Storing Data in a Write-Once Non-Volatile Memory |
US8054668B2 (en) * | 2005-05-27 | 2011-11-08 | Agere Systems Inc. | Method and apparatus for storing data in a write-once non-volatile memory |
US7888771B1 (en) | 2007-05-02 | 2011-02-15 | Xilinx, Inc. | E-fuse with scalable filament link |
US7710813B1 (en) | 2008-03-05 | 2010-05-04 | Xilinx, Inc. | Electronic fuse array |
US7724600B1 (en) | 2008-03-05 | 2010-05-25 | Xilinx, Inc. | Electronic fuse programming current generator with on-chip reference |
US7834659B1 (en) | 2008-03-05 | 2010-11-16 | Xilinx, Inc. | Multi-step programming of E fuse cells |
US20090224323A1 (en) * | 2008-03-06 | 2009-09-10 | Xilinx, Inc. | Integrated circuit with mosfet fuse element |
US7923811B1 (en) | 2008-03-06 | 2011-04-12 | Xilinx, Inc. | Electronic fuse cell with enhanced thermal gradient |
US8564023B2 (en) * | 2008-03-06 | 2013-10-22 | Xilinx, Inc. | Integrated circuit with MOSFET fuse element |
Also Published As
Publication number | Publication date |
---|---|
US7092273B2 (en) | 2006-08-15 |
US20060134839A1 (en) | 2006-06-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7092273B2 (en) | Low voltage non-volatile memory transistor | |
US7939893B2 (en) | Semiconductor device and its manufacturing method | |
US8076673B2 (en) | Recessed gate dielectric antifuse | |
US7981731B2 (en) | Method of forming a high impedance antifuse | |
US6496416B1 (en) | Low voltage non-volatile memory cell | |
US6037625A (en) | Semiconductor device with salicide structure and fabrication method thereof | |
JP3204454B2 (en) | Method for selective programming of field effect transistors | |
US8163640B2 (en) | Metal gate compatible electrical fuse | |
US7528015B2 (en) | Tunable antifuse element and method of manufacture | |
US20080277756A1 (en) | Electronic device and method for operating a memory circuit | |
US6756277B1 (en) | Replacement gate process for transistors having elevated source and drain regions | |
JP2009515330A (en) | Electrically programmable fuse and method of manufacturing the same | |
KR20090130177A (en) | Electrical antifuse, method of manufacture and method of programming | |
US6524920B1 (en) | Low temperature process for a transistor with elevated source and drain | |
US7919367B2 (en) | Method to increase charge retention of non-volatile memory manufactured in a single-gate logic process | |
US6031275A (en) | Antifuse with a silicide layer overlying a diffusion region | |
US6936527B1 (en) | Low voltage non-volatile memory cell | |
US7189644B2 (en) | CMOS device integration for low external resistance | |
Lutze et al. | Transistor off-state leakage current induced by TiSi 2 pre-amorphizing implant in a 0.20 μm CMOS process | |
US6930920B1 (en) | Low voltage non-volatile memory cell | |
US20110215321A1 (en) | Polysilicon resistor and e-fuse for integration with metal gate and high-k dielectric | |
US5710449A (en) | Memory cell having active regions without N+ implants | |
US20050124097A1 (en) | Integrated circuit with two phase fuse material and method of using and making same | |
US11665891B2 (en) | One-time programmable memory cell and fabrication method thereof | |
US20230247827A1 (en) | One-time programmable memory cell |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: XILINX, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LOOK, KEVIN T.;REEL/FRAME:014701/0124 Effective date: 20031110 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553) Year of fee payment: 12 |