|Publication number||US6902867 B2|
|Application number||US 10/262,827|
|Publication date||7 Jun 2005|
|Filing date||2 Oct 2002|
|Priority date||2 Oct 2002|
|Also published as||US20040067446|
|Publication number||10262827, 262827, US 6902867 B2, US 6902867B2, US-B2-6902867, US6902867 B2, US6902867B2|
|Inventors||Eric Spencer Hall, Shauna Marie Leis, Andrew Lee McNees, James Michael Mrvos, James Harold Powers, Carl Edmond Sullivan|
|Original Assignee||Lexmark International, Inc.|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (76), Non-Patent Citations (12), Referenced by (16), Classifications (25), Legal Events (5)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This application is related to U.S. Pat. No. 6,402,301, issued Jun. 11, 2002, entitled “INK JET PRINTHEADS AND METHODS THEREFOR.” This application and the '301 patent are assigned to a common assignee.
The invention is directed to printheads for ink jet printers and more specifically to improved printhead structures and methods for making the structures.
Ink jet printers continue to be improved as the technology for making the printheads continues to advance. New techniques are constantly being developed to provide low cost, highly reliable printers which approach the speed and quality of laser printers. An added benefit of ink jet printers is that color images can be produced at a fraction of the cost of laser printers with as good or better quality than laser printers. All of the foregoing benefits exhibited by ink jet printers have also increased the competitiveness of suppliers to provide comparable printers in a more cost efficient manner than their competitors.
One area of improvement in the printers is in the print engine or printhead itself. This seemingly simple device is a microscopic marvel containing electrical circuits, ink passageways and a variety of tiny parts assembled with precision to provide a powerful, yet versatile component of the printer. The printhead components must also cooperate with an endless variety of ink formulations to provide the desired print properties. Accordingly, it is important to match the printhead components to the ink and the duty cycle demanded by the printer. Slight variations in production quality can have a tremendous influence on the product yield and resulting printer performance.
An ink jet printhead includes a semiconductor chip and a nozzle plate attached to the chip. The semiconductor chip is typically made of silicon and contains various passivation layers, conductive metal layers, resistive layers, insulative layers and protective layers deposited on a device surface thereof. The individual heater resistors are defined in the resistive layers and each heater resistor corresponds to a nozzle hole in the nozzle plate for heating and ejecting ink toward a print media. In one form of a printhead, the nozzle plates contain ink chambers and ink feed channels for directing ink to each of the heater resistors on the semiconductor chip. In a center feed design, ink is supplied to the ink channels and ink chambers from a slot or single ink via which is conventionally formed by chemically etching or grit blasting through the thickness of the semiconductor chip.
Until now, grit blasting the semiconductor chip to form ink vias was a preferred technique because of the speed with which chips can be made by this technique. However, grit blasting results in a fragile product and often times creates microscopic cracks or fissures in the silicon substrate which eventually lead to chip breakage and/or failure. Furthermore, grit blasting cannot be adapted on an economically viable production basis for forming substantially smaller holes in the silicon substrate or holes having the desired dimensional parameters for the higher resolution printheads. Another disadvantage of grit blasting is the sand and debris generated during the blasting process which is a potential source of contamination and the grit can impinge on electrical components on the chips causing electrical failures.
Wet chemical etching techniques may provide better dimensional control for etching of relatively thin semiconductor chips than grit blasting techniques. However, as the thickness of the wafer approaches 200 microns, tolerance difficulties increase significantly. In wet chemical etching, dimensions of the vias are controlled by a photolithographic masking process. Mask alignment provides the desired dimensional tolerances. The resulting ink vias have smooth edges which are free of cracks or fissures. Hence the chip is less fragile than a chip made by a grit blasting process. However, wet chemical etching is highly dependent on the thickness of the silicon chip and the concentration of the etchant which results in variations in etch rates and etch tolerances. The resulting etch pattern for wet chemical etching must be at least as wide as the thickness of the wafer. Wet chemical etching is also dependent on the silicon crystal orientation and any misalignment relative to the crystal lattice direction can greatly affect dimensional tolerances. Mask alignment errors and crystal lattice registration errors may result in significant total errors in acceptable product tolerances. Wet chemical etching is not practical for relatively thick silicon substrates because the entrance width is equal to the exit width plus the square root of 2 times the substrate thickness when using KOH and (100) silicon. Furthermore, the tolerances required for wet chemical etching are often too great for small or closely spaced holes because there is always some registration error with respect to the lattice orientation resulting in relatively large exit hole tolerances.
As advances are made in print quality and speed, a need arises for an increased number of heater resistors which are more closely spaced on the silicon chips. Decreased spacing between the heater resistors requires more reliable ink feed techniques for the individual heater resistors. Increases in the complexity of the printheads provide a need for long-life printheads which can be produced in high yield while meeting more demanding manufacturing tolerances. Thus, there continues to be a need for improved manufacturing processes and techniques which provide improved printhead components.
With regard to the above and other objects the invention provides a method for making one or more ink feed vias in semiconductor silicon substrate chips for an ink jet printhead. The method includes the steps of:
In another aspect the invention provides a method for making one or more ink feed vias in a semiconductor silicon substrate chip for an ink jet printhead. The chip has a thickness ranging from about 300 to about 800 microns, a device surface side and an ink surface side opposite the device surface side. The method includes the steps of:
An advantage of the invention is that one or more ink via holes may be formed in a semiconductor silicon chip which meet demanding tolerances and provide improved ink flow to one or more heater resistors. Unlike grit blasting techniques, the ink vias are formed without introducing unwanted stresses or microscopic cracks in the semiconductor chips. Grit blasting is not readily adaptable to forming relatively narrow ink vias because the tolerances for grit blasting are too large or to forming a large number of individual ink vias in a semiconductor chip because each via must be bored one at a time. Deep reactive ion etching (DRIE) and inductively coupled plasma (ICP) etching, referred to herein as “anisotropically etching” or “dry etching”, also provide advantages over wet chemical etching techniques because the etch rate is not dependent on silicon thickness or crystal orientation. Dry etching techniques are also adaptable to producing a larger number of ink vias which may be more closely spaced to corresponding heater resistors than ink vias made with conventional wet chemical etching and grit blasting processes.
Further advantages of the invention will become apparent by reference to the detailed description when considered in conjunction with the figures, which are not to scale, wherein like reference numbers indicate like elements through the several views, and wherein:
With reference to
The ink feed vias 14 are etched through the entire thickness of the semiconductor substrate 32 and are in fluid communication with ink supplied from an ink supply container, ink cartridge or remote ink supply. The ink vias 14 direct ink from the ink supply container which is located opposite the device layer 34 side of the silicon chip 10 through the substrate 32 to the device layer 34 side of the chip 10 as seen in the plan view in FIG. 1 and perspective view in FIG. 3. The device side of the chip 10 also preferably contains electrical tracing from the heater resistors to contact pads used for connecting the chip to a flexible circuit or TAB circuit for supplying electrical impulses from a printer controller to activate one or more heater resistors 12.
A cross-sectional view, not to scale of a portion of a printhead 26 containing the semiconductor silicon chip 10 of
After depositing resistive, conductive, insulative and protective layers on device layer 34 and forming ink vias 14, a nozzle plate 36 is attached to the device layer 34 side of the chip 10 by means of one or more adhesives such as adhesive 38 which may be a UV-curable or heat curable epoxy material. Adhesive 38 is preferably a heat curable adhesive such as a B-stageable thermal cure resin, including, but not limited to phenolic resins, resorcinol resins, epoxy resins, ethylene-urea resins, furane resins, polyurethane resins and silicone resins. The adhesive 38 is preferably cured before attaching the chip 10 to the chip carrier or cartridge body 28 and adhesive 38 preferably has a thickness ranging from about 1 to about 25 microns. A particularly preferred adhesive 38 is a phenolic butyral adhesive which is cured by heat and pressure.
The nozzle plate 36 contains a plurality of nozzle holes 40 each of which are in fluid flow communication with an ink chamber 42 and an ink supply channel 44 which are formed in the nozzle plate material by means such as laser ablation. A preferred nozzle plate material is polyimide which may contain an ink repellent coating on surface 46 thereof. Alternatively ink supply channels may be formed independently of the nozzle plate in a layer of photoresist material applied and patterned by methods known to those skilled in the art.
The nozzle plate 36 and semiconductor chip 10 are preferably aligned optically so that the nozzle holes 40 in the nozzle plate 36 align with heater resistors 12 on the semiconductor chip 10. Misalignment between the nozzle holes 40 and the heater resistor 12 may cause problems such as misdirection of ink droplets from the printhead 26, inadequate droplet volume or insufficient droplet velocity. Accordingly, nozzle plate/chip assembly 36/10 alignment is critical to the proper functioning of an ink jet printhead. As seen in
After attaching the nozzle plate 36 to the chip 10, the semiconductor chip 10 of the nozzle plate/chip assembly 36/10 is electrically connected to the flexible circuit or TAB circuit 48 using a TAB bonder or wires to connect traces on the flexible or TAB circuit 48 with connection pads on the semiconductor chip 10. Subsequent to curing adhesive 38, the nozzle plate/chip assembly 36/10 is attached to the chip carrier or cartridge body 28 using a die bond adhesive 50. The nozzle plate/chip assembly 36/10 is preferably attached to the chip carrier or cartridge body 28 in the chip pocket 30. Adhesive 50 seals around the edges 52 of the semiconductor chip 10 to provide a substantially liquid tight seal to inhibit ink from flowing between edges 52 of the chip 10 and the chip pocket 30.
The die bond adhesive 50 used to attach the nozzle plate/chip assembly 36/10 to the chip carrier or cartridge body 28 is preferably an epoxy adhesive such as a die bond adhesive available from Emerson & Cuming of Monroe Township, N.J. under the trade name ECCOBOND 3193-17. In the case of a thermally conductive chip carrier or cartridge body 28, the die bond adhesive 50 is preferably a resin filled with thermal conductivity enhancers such as silver or boron nitride. A suitable thermally conductive die bond adhesive 50 is POLY-SOLDER LT available from Alpha Metals of Cranston, R.I. A preferred die bond adhesive 50 containing boron nitride fillers is available from Bryte Technologies of San Jose, Calif. under the trade designation G0063. The thickness of adhesive 50 preferably ranges from about 25 microns to about 125 microns. Heat is typically required to cure adhesive 50 and fixedly attach the nozzle plate/chip assembly 36/10 to the chip carrier or cartridge body 28.
Once the nozzle plate/chip assembly 36/10 is attached to the chip carrier or cartridge body 28, the flexible circuit or TAB circuit 48 is attached to the chip carrier or cartridge body 28 using a heat activated or pressure sensitive adhesive 54. Preferred pressure sensitive adhesives 54 include, but are not limited to, acrylic based pressure sensitive adhesives such as VHB Transfer Tape 9460 available from 3M Corporation of St. Paul, Minn. The adhesive 54 preferably has a thickness ranging from about 25 to about 200 microns.
In order to control the ejection of ink from the nozzle holes 40, each semiconductor chip 10 is electrically connected to a print controller in the printer to which the printhead 10 is attached. Connections between the print controller and the heater resistors 12 of printhead 10 are provided by electrical traces which terminate in contact pads in the device layer 34 of the chip 10. Electrical TAB bond or wire bond connections are made between the flexible circuit or TAB circuit 48 and the contact pads on the semiconductor substrate 10.
During a printing operation, an electrical signal is provided from the printer controller to activate one or more of the heater resistors 12 thereby heating ink in the ink chamber 42 to vaporize a component of the ink thereby forcing ink through nozzle 40 toward a print media. Ink is caused to refill the ink channel 44 and ink chamber 42 by collapse of the bubble in the ink and capillary action. The ink flows from an ink supply container through an ink feed slot 56 in the chip carrier or cartridge body 28 to the ink feed vias 14 in the chip 10. It will be appreciated that the ink vias 14 made by the methods of the invention as opposed to vias 14 made by grit blasting techniques, provide chips 10 having greater structural integrity and greater placement accuracy. In order to provide chips 10 having greater structural integrity, it is important to form the vias 14 with minimum damage to the semiconductor chip 10.
A preferred method for forming ink vias 14 in a silicon semiconductor substrate 32 is a dry etch technique selected from deep reactive ion etching (DRIE) and inductively coupled plasma (ICP) etching. Both techniques employ an etching plasma comprising an etching gas derived from fluorine compounds such as sulfur hexafluoride (SF6), tetrafluoromethane (CF4) and trifluoroamine (NF3). A particularly preferred etching gas is SF6. A passivating gas is also used during the etching process. The passivating gas is derived from a gas selected from the group consisting of trifluoromethane (CHF3), tetrafluoroethane (C2F4), hexafluoroethane (C2F6), difluoroethane (C2H2F2), octofluorobutane (C4F8) and mixtures thereof. A particularly preferred passivating gas is C4F8.
In order to conduct dry etching of vias 14 in the silicon semiconductor substrate 32, the device layer 34 of the chip 10 is preferably coated with an etch stop material selected from SiO2, a positive or negative photoresist material, etch resistant polymeric materials, etch resistant polymeric films or tapes, metal and metal oxides, i.e., tantalum, tantalum oxide, titanium dioxide and the like. The application and use of an etch stop material during the ink via 14 fabrication process will be described in more detail below.
The device layer 34 of the chip is relatively thin compared to the thickness of the substrate layer 32 and will generally have a substrate layer 32 to device layer 34 thickness ratio ranging from about 125:1 to about 800:1. Accordingly, for a silicon substrate layer 32 having a thickness ranging from 300 to about 800 microns, the device layer 34 thickness may range from about 1 to about 4 microns.
The ink vias 14 in the chip 10 may be etched in the substrate 32 from either side of the substrate 32 or from both sides of the substrate 32. An etch stop material is preferably provided on one side of the substrate 32 during the etching process. When a positive or negative photoresist material is used to define the ink via locations on the chip surface for forming ink vias 14 in the substrate 32, the photoresist material is patterned using, for example, ultraviolet light and a photomask. After patterning, the photoresist material is then developed to provide openings in the photoresist material corresponding to the ink via locations.
The via 14 locations in the chip 10 of
In order to etch completely through the thickness of the silicon substrate 32, an anisotropic etching process is preferably used. The most preferred anisotropic etching process is a dry etching process known as a deep reactive ion etch (DRIE) or inductively coupled plasma (ICP) etch of the silicon which is conducted using an etching plasma derived from SF6 and a passivating plasma derived from C4F8. The patterned chip 10 containing the etch stop layer applied to the device layer 34 and a masking layer on the surface opposite the device layer 34 is then placed in an etch chamber having a source of plasma gas and back side cooling such as with helium and water. It is preferred to maintain the silicon chip 10 below about 400° C., most preferably in a range of from about 50° to about 80° C. during the etching process. In the above described process, the substrate 32 is etched from the side opposite the device layer 34 toward the device layer 34 side.
During the etching process, the plasma is cycled between the passivating plasma step and the etching plasma step until the vias 14 reach the etch stop material applied to the device layer 34. Cycling times for the etching and passivation steps preferably ranges from about 5 to about 20 seconds for each step. Gas pressure in the etching chamber preferably ranges from about 15 to about 50 millitorrs at a temperature ranging from about −20° to about 35° C. The DRIE or ICP platen power preferably ranges from about 10 to about 25 watts and the coil power preferably ranges from about 800 watts to about 3.5 kilowatts at frequencies ranging from about 10 to about 15 MHz. Etch rates may range from about 2 to about 20 microns per minute or more and produce holes having side wall profile angles ranging from about 88° to about 94°. Etching apparatus is available from Surface Technology Systems, Ltd. of Gwent, Wales. Procedures and equipment for etching silicon are described in European Application No. 838,839A2 to Bhardwaj, et al., U.S. Pat. No. 6,051,503 to Bhardwaj, et al., PCT application WO 00/26956 to Bhardwaj, et al.
When the etch stop layer is reached, etching of the vias 14 terminates. The etch stop layer may then be removed to provide fluid communication between the device layer 34 and the ink vias 14 in substrate 32. The finished chip 10 preferably contains vias 14 which are located in the chip 10 so that vias 14 are a distance ranging from about 40 to about 60 microns from their respective heaters 12 on device layer 34. The ink vias 14 may be individually associated with each heater resistor 12 on the chip 10 or there may be more or fewer ink vias 14 than heater resistors 12. In such case, each ink via 14 will provide ink to a group of heater resistors 12. In a particularly preferred embodiment, ink vias 14 are individual holes or apertures, each hole or aperture being adjacent a corresponding heater resistor 12. Each ink via 14 has a diameter ranging from about 5 to about 200 microns.
In another embodiment, as shown in
The trench 60 is preferably provided in substrate 32 to a depth of about 50 to about 500 microns or more. The trench 60 should be wide enough to fluidly connect all of the vias 14 in the chip to one another, or separate parallel trenches 60 may be used to connect parallel rows of vias 14 to one another such as a trench for via row 62 and a trench for via row 64.
Additional aspects of the invention are illustrated in
Vias formed by conventional grit blasting techniques typically range from 2.5 mm to 30 mm long and 120 microns to 1 mm wide. The tolerance for grit blast vias is ±75 microns. By comparison, vias formed according to the invention may be made as small as 10 microns long and 10 microns wide. There is virtually no upper limit to the length via that may be formed by DRIE techniques. The tolerance for DRIE vias is about ±10 to about ±25 microns. Any shape via may be made using DRIE techniques according to the invention including round, square, rectangular and oval shaped vias. It is difficult if not impossible to form holes as small as 10 microns in relatively thick silicon chips using grit blasting or wet chemical etching techniques. Furthermore, the vias may be etched from either side of the chip 69 using DRIE techniques according to the invention. A large number of holes or vias 14 may be made at one time in a wafer containing many chips 10 rather than sequentially as with grit blasting techniques and at a much faster rate than with wet chemical etching techniques.
Chips 10 or 69 having vias 14, 66 or 68 formed by the foregoing dry etching techniques are substantially stronger than chips containing vias made by blasting techniques and do not exhibit cracks or fissures which can cause premature failure of printheads containing the chips. The accuracy of via placement is greatly improved by the foregoing process, providing about a 6 fold increase in via placement accuracy as compared to grit blast techniques.
As compared to wet chemical etching, the dry etching techniques according to the invention may be conducted independent of the crystal orientation of the silicon substrate 32 and thus may be placed more accurately in the chips 10. While wet chemical etching is suitable for chip thicknesses of less than about 200 microns, the etching accuracy is greatly diminished for chip thicknesses greater than about 200 microns. The gases used for DRIE techniques according to the invention are substantially inert whereas highly caustic chemicals are used for wet chemical etching techniques. The shape of the vias made by DRIE is essentially unlimited whereas the via shape made by wet chemical etching is dependent on crystal lattice orientation. For example in a (100) silicon chip, KOH will typically only etch squares and rectangles without using advance compensation techniques. The crystal lattice does not have to be aligned for DRIE techniques according to the invention.
A comparison of the strength of dry etched silicon chips made according to the invention and grit blasted silicon chips is contained in the following tables. In the following tables, multiple samples were prepared using grit blast and DRIE techniques to provide vias in silicon chips. The vias in each set of samples was intended to be approximately the same width and length on the device side and on the side opposite the device side. The “Avg. Edge of Chip to Via” measurements indicated in the tables are taken from the edge of the chip to the edge of the via taken along the length axis of the via. The “Avg. Via Width” measurements are taken at approximately the same point across each via along and parallel with the width axis of the via.
For the torsion test, a torsion tester was constructed having one end of the tester constructed with a rotating moment arm supported by a roller bearing. A slotted rod for holding the chip was connected to one end of the moment arm. The chip was held on its opposite end by a stationary slotted rod attached to the fixture. A TEFLON indenter was connected to the load cell in the test frame and used to contact the moment arm. A TEFLON indenter was used to reduce any added friction from the movement of the indenter down the moment arm as the arm rotated. The crosshead speed used was 0.2 inches per minute (5.08 mm/min.) and the center of the moment arm to the indenter was 2 inches (50.8 mm).
For the three-point bend test a modified three-point bend fixture was made. The rails and knife edges were polished smooth with a 3 micron diamond paste to prevent any surface defects of the fixture from causing a stress point on the chip samples. The rails of the tester had a span of 3.5 mm and the radius of the rails and knife edges used was about 1 mm. The samples were placed on the fixture and aligned visually with the ink via in the center of the lower support containing the rails and directly below the knife edge. The crosshead speed was 0.5 inches per minute (1.27 mm/min.) and all of the samples were loaded to failure.
Avg. Via Width
Avg. Edge of Chip to Via
Average Torsion Strength (lbs) for DRIE vias
Average Torsion Strength (lbs) for Grit Blast vias
Avg. Via Width
Avg. Edge of Chip to Via
3 Point Bond
Average 3 point bend strength (lbs) for DRIE vias
Average 3 point bend Strength (lbs) for Grit Blast vias
As seen in Table 1, silicon chips made with ink vias using the DRIE methods according to the invention exhibited higher torsional strength compared to similar sized vias made by grist blasting techniques. A more dramatic comparison of the strength between chips containing grit blast vias and chips containing DRIE vias is seen in Table 2. This table compares the 3 point bending strength of such chips. As seen by comparing the average strength of each type of chip, chips containing vias made by the DRIE technique exhibited more than about 4 times the strength of chips containing grit blast vias. The increased strength of vias made by DRIE techniques is significant.
Another method for improving the strength of a silicon substrate used as a component of ink jet heater chip is illustrated in
Now with reference to
After coating the ink surface side 114 of the wafer with the photoresist material 112, the photoresist material is patterned and developed to provide the locations 116 of the ink vias, FIG. 12. The photoresist material 112 may be patterned and developed using a mask by conventional photoresist processing techniques.
Next, an etch stop material is applied to a device surface side 118 of the wafer 110 to provide an etch stop layer 120, FIG. 13. As set forth above, the etch stop material providing layer 120 may be selected from positive photoresist materials, negative photoresist materials, metal oxides such as silicon dioxide, titanium dioxide, tantalum oxide, and the like, and etch resistant polymeric films, tapes and coatings. In the case of positive or negative photoresist materials and polymeric coatings, the etch stop layer 120 may be formed by spin coating the device surface side 118 of the wafer 110. Removable films, such as a polyimide film or a polyester film, used as an etch stop layer 120 are bonded to the device surface side 118 of the wafer 110. Removable tapes used to provide the etch stop layer 120 may contain an adhesive thereon which looses its adhesive properties upon exposure to actinic radiation such as ultraviolet light. A preferred tape which is removable after exposure to ultraviolet light is available from Ultron Systems, Inc. of Moorpark, Calif. under the trade name ULTRON 1026R ultraviolet film.
After applying the etch stop layer 120 to the device surface side 118 of the wafer 110, the wafer is anisotropically etched using a dry etch technique such as DRIE or ICP as described above. Such technique enables formation of vias 122 having substantially vertical side walls 124 for the entire thickness of the silicon wafer 110, FIG. 14.
Upon completion of the via 122 formation in the wafer 110 up to the etch stop layer 120, the photoresist material 112 on the ink surface side 114 of the wafer 110 and the etch stop layer 120 on the device surface side 118 of the wafer 110 are removed to provide a wafer 110 having ink vias 122 therein. The etch stop materials may be removed by dissolving the materials in a suitable solvent. Positive photoresist materials may be removed, for example, by dissolving the etch stop layer 120 in butyl acetate or butyl cellosolve acetate or by using a combination of short oxygen reactive ion etch and butyl acetate solvent. Negative photoresist materials may be removed using either an oxygen reactive ion etch or by dissolving the photoresist material in hot n-methyl-2-pyrrolidone. Polymeric coating materials include, but are not limited to, polyvinyl alcohol, polyacrylamide, polyvinyl pyrrolidone, polyethylene oxide, and the like, and may be removed, for example by dissolving the material in water. Other polymeric coating materials which may be used include phenolic material coatings. When the etch stop material is provided by silicon dioxide, the silicon dioxide may be removed by reactive ion etching with sulfur hexafluoride or carbon tetrafluoride reactive gas, or by dipping the wafer 110 in hydrofluoric acid.
In an alternative process, a device surface side 130 of a silicon wafer 132 may include a planarizing layer or thick film layer 134 or both a planarizing layer and thick film layer 134, preferably formed from a positive or negative photoresist material. (FIG. 16). A planarizing layer preferably has a thickness ranging from about 1.5 to about 3.5 microns and a thick film layer preferably has a thickness ranging from about 20 to about 30 microns. Layer 134 may be provided by spin coating the device surface side 130 of the wafer with the photoresist material. Layer 134 is preferably applied to the wafer before applying a photoresist material to an ink surface side 136 of the wafer 132 and before applying an etch stop material to the device surface side 130 of the wafer. Layer 134 is patterned and developed to define the location 138 of at least one ink via on the device surface side 130 of the wafer 132, FIG. 17.
After applying the planarizing or thick film layer 134 to the wafer 132, a positive or negative photoresist material or other hard mask material such as silicon oxide or silicon nitride is applied to the ink surface side 136 of the wafer 132 to provide a masking layer 140, FIG. 17. The masking layer 140 is patterned and developed to define an ink via location 142 on the ink surface side 136 of the wafer substantially corresponding or aligned with the ink via location 138 on the device surface side 130 of the wafer, FIG. 18.
An etch stop material, as described above, is then applied to the device surface side 130 of the wafer 132 to protect the planarizing or thick film layer 134 and to provide an etch stop layer 144 which substantially fills the ink via location 138 in the layer 134, FIG. 19. The wafer may then be etched, as described above, to provide ink vias 146 which are formed through the thickness of the substrate 132 up to the etch stop layer 144, FIG. 20. Removal of the etch stop layer 144 and masking layer 140, as described above, provides a wafer containing ink vias 146 therein and planarizing or thick film layer 134 on the device surface side 130 thereof, FIG. 21.
The formation of wafers for ink jet heater chips having ink vias with a stepped width or variable width moving from one surface side of the wafer to another is described with reference to
A relatively shallow first trench 164 is anisotropically etched in the silicon substrate 150 to a first depth using a dry etch technique such as reactive ion etching or deep reactive ion etching, FIG. 25. Next, an etch stop material is applied to the device surface side 154 of the wafer before or after removing the third photoresist layer 153 from the wafer to provide an etch stop layer 168. In a preferred embodiment, shown in
The wafer 150 is then etched from the ink surface side 160 thereof using an anisotropic etch process such as DRIE as described above. The etching process provides a relatively wider second trench 170 which is etched through the remaining thickness of the silicon substrate 150 up to the etch stop layer 168 in first trench 164, FIG. 27. After removal of the etch stop material 168 and masking layer 158, a silicon wafer 150 containing ink vias 172 is provided, FIG. 28. It will be recognized that multiple chips are provided by a single wafer, each of the chips having one or more ink vias 122, 146 or 172 etched therein as described above.
Having described various aspects and embodiments of the invention and several advantages thereof, it will be recognized by those of ordinary skills that the invention is susceptible to various modifications, substitutions and revisions within the spirit and scope of the appended claims.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US3756875||26 Aug 1971||4 Sep 1973||Plessey Handel Investment Ag||Making semiconductor devices|
|US4059480 *||29 Sep 1976||22 Nov 1977||International Business Machines Corporation||Method of forming viaducts in semiconductor material|
|US4234362||3 Nov 1978||18 Nov 1980||International Business Machines Corporation||Method for forming an insulator between layers of conductive material|
|US4255514||27 Apr 1979||10 Mar 1981||Rca Corporation||Method for fabricating a diffractive subtractive filter embossing master|
|US4312680||31 Mar 1980||26 Jan 1982||Rca Corporation||Method of manufacturing submicron channel transistors|
|US4319261||8 May 1980||9 Mar 1982||Westinghouse Electric Corp.||Self-aligned, field aiding double polysilicon CCD electrode structure|
|US4322883||8 Jul 1980||6 Apr 1982||International Business Machines Corporation||Self-aligned metal process for integrated injection logic integrated circuits|
|US4329706||1 Mar 1979||11 May 1982||International Business Machines Corporation||Doped polysilicon silicide semiconductor integrated circuit interconnections|
|US4374700||29 May 1981||22 Feb 1983||Texas Instruments Incorporated||Method of manufacturing silicide contacts for CMOS devices|
|US4378627||8 Jul 1980||5 Apr 1983||International Business Machines Corporation||Self-aligned metal process for field effect transistor integrated circuits using polycrystalline silicon gate electrodes|
|US4406051||8 Sep 1980||27 Sep 1983||Tokyo Shibaura Denki Kabushiki Kaisha||Method for manufacturing a semiconductor device|
|US4415606||10 Jan 1983||15 Nov 1983||Ncr Corporation||Method of reworking upper metal in multilayer metal integrated circuits|
|US4419809||30 Dec 1981||13 Dec 1983||International Business Machines Corporation||Fabrication process of sub-micrometer channel length MOSFETs|
|US4448636||2 Jun 1982||15 May 1984||Texas Instruments Incorporated||Laser assisted lift-off|
|US4473598||30 Jun 1982||25 Sep 1984||International Business Machines Corporation||Method of filling trenches with silicon and structures|
|US4478679||30 Nov 1983||23 Oct 1984||Storage Technology Partners||Self-aligning process for placing a barrier metal over the source and drain regions of MOS semiconductors|
|US4507171||6 Aug 1982||26 Mar 1985||International Business Machines Corporation||Method for contacting a narrow width PN junction region|
|US4507853||23 Aug 1982||2 Apr 1985||Texas Instruments Incorporated||Metallization process for integrated circuits|
|US4518629||8 Dec 1983||21 May 1985||Commissariat A L'energie Atomique||Process for positioning an electrical contact hole between two interconnection lines of an integrated circuit|
|US4544445||16 Mar 1984||1 Oct 1985||Commissariat A L'energie Atomique||Process for positioning an interconnection line on an electric contact hole of an integrated circuit|
|US4592802||10 Apr 1985||3 Jun 1986||Societe Pour L'etude et la Fabrication des Circuits Integres Speciaux E.F.C.I.S.||Method of fabrication of aluminum contacts through a thick insulating layer in an integrated circuit|
|US4631248||21 Jun 1985||23 Dec 1986||Lsi Logic Corporation||Method for forming an electrical contact in an integrated circuit|
|US4666737||11 Feb 1986||19 May 1987||Harris Corporation||Via metallization using metal fillets|
|US4679304||29 Mar 1985||14 Jul 1987||Daniel Bois||Process for producing zones for the electrical isolation of the components of an integrated circuit|
|US4691435||13 May 1981||8 Sep 1987||International Business Machines Corporation||Method for making Schottky diode having limited area self-aligned guard ring|
|US4693781||26 Jun 1986||15 Sep 1987||Motorola, Inc.||Trench formation process|
|US4807013||8 Apr 1987||21 Feb 1989||American Telephone And Telegraph Company At&T Bell Laboratories||Polysilicon fillet|
|US4822755||25 Apr 1988||18 Apr 1989||Xerox Corporation||Method of fabricating large area semiconductor arrays|
|US4835115||7 Dec 1987||30 May 1989||Texas Instruments Incorporated||Method for forming oxide-capped trench isolation|
|US4863560||22 Aug 1988||5 Sep 1989||Xerox Corp||Fabrication of silicon structures by single side, multiple step etching process|
|US4916086||9 Jun 1988||10 Apr 1990||Kabushiki Kaisha Toshiba||Method of manufacturing a semiconductor device having rounded trench corners|
|US5106777||27 Sep 1989||21 Apr 1992||Texas Instruments Incorporated||Trench isolation process with reduced topography|
|US5130268||5 Apr 1991||14 Jul 1992||Sgs-Thomson Microelectronics, Inc.||Method for forming planarized shallow trench isolation in an integrated circuit and a structure formed thereby|
|US5317346||4 Mar 1992||31 May 1994||Hewlett-Packard Company||Compound ink feed slot|
|US5468676||17 Jun 1994||21 Nov 1995||Texas Instruments Incorporated||Trench isolation structure and method for forming|
|US5501893||27 Nov 1993||26 Mar 1996||Robert Bosch Gmbh||Method of anisotropically etching silicon|
|US5658471||22 Sep 1995||19 Aug 1997||Lexmark International, Inc.||Fabrication of thermal ink-jet feed slots in a silicon substrate|
|US5674775||20 Feb 1997||7 Oct 1997||Taiwan Semiconductor Manufacturing Company, Ltd.||Isolation trench with a rounded top edge using an etch buffer layer|
|US5719085||29 Sep 1995||17 Feb 1998||Intel Corporation||Shallow trench isolation technique|
|US5731221||10 Jan 1997||24 Mar 1998||Hyundai Electronics Industries Co., Ltd.||Isolation method in a semiconductor device|
|US5773343||8 Aug 1995||30 Jun 1998||Lg Semicon Co., Ltd.||Semiconductor device having a recessed channel structure and method for fabricating the same|
|US5801083||20 Oct 1997||1 Sep 1998||Chartered Semiconductor Manufacturing, Ltd.||Use of polymer spacers for the fabrication of shallow trench isolation regions with rounded top corners|
|US5804083||28 May 1996||8 Sep 1998||Sharp Kabushiki Kaisha||Method of forming a microstructure|
|US5811346||14 Apr 1997||22 Sep 1998||Vlsi Technology, Inc.||Silicon corner rounding in shallow trench isolation process|
|US5920787||16 Jan 1997||6 Jul 1999||Vlsi Technology, Inc.||Soft edge induced local oxidation of silicon|
|US5989445||17 Jun 1998||23 Nov 1999||The Regents Of The University Of Michigan||Microchannel system for fluid delivery|
|US6000787||7 Feb 1996||14 Dec 1999||Hewlett-Packard Company||Solid state ink jet print head|
|US6045218||8 Sep 1997||4 Apr 2000||Canon Kabushiki Kaisha||Ink cartridge|
|US6051503||1 Aug 1997||18 Apr 2000||Surface Technology Systems Limited||Method of surface treatment of semiconductor substrates|
|US6096656||24 Jun 1999||1 Aug 2000||Sandia Corporation||Formation of microchannels from low-temperature plasma-deposited silicon oxynitride|
|US6107158||25 Mar 1998||22 Aug 2000||Vlsi Technology, Inc.||Method of manufacturing a trench structure in a semiconductor substrate|
|US6107661||27 Sep 1996||22 Aug 2000||Nippondenso Co., Ltd.||Semiconductor device and method of manufacturing same|
|US6171510||30 Oct 1997||9 Jan 2001||Applied Materials Inc.||Method for making ink-jet printer nozzles|
|US6322198||2 Apr 1999||27 Nov 2001||Minolta Co., Ltd.||Electrostatic inkjet head having spaced electrodes|
|US6331259||4 Dec 1998||18 Dec 2001||Canon Kabushiki Kaisha||Method for manufacturing ink jet recording heads|
|US6555480||31 Jul 2001||29 Apr 2003||Hewlett-Packard Development Company, L.P.||Substrate with fluidic channel and method of manufacturing|
|US20010020965||13 Mar 2001||13 Sep 2001||Masahiro Fujii||Ink-jet head and ink-jet printer|
|US20010028378||23 Feb 2001||11 Oct 2001||Samsung Electronics Co., Ltd.||Monolithic nozzle assembly formed with mono-crystalline silicon wafer and method for manufacturing the same|
|US20010040596||5 Dec 2000||15 Nov 2001||Korea Advanced Institute Of Science And Technology||Inkjet printhead with two-dimensional nozzle arrangement and method of fabricating the same|
|US20010055048||26 Apr 2001||27 Dec 2001||Sang-Wook Lee||Bubble-jet type ink-jet printhead, manufacturing method thereof, and ink ejection method|
|US20020012026||4 Dec 1998||31 Jan 2002||Masahiko Kubota||Liquid discharge head, method for manufacturing such head, head cartridge and liquid discharging apparatus|
|US20020195420||22 Jun 2001||26 Dec 2002||Obert Jeffrey Scott||Slotted substrate and slotting process|
|DE19847455A1||15 Oct 1998||27 Apr 2000||Bosch Gmbh Robert||Silicon multi-layer etching, especially for micromechanical sensor production, comprises etching trenches down to buried separation layer, etching exposed separation layer and etching underlying silicon layer|
|EP0227303A2||20 Nov 1986||1 Jul 1987||Plessey Overseas Limited||Method of manufacturing semiconductor devices having side-wall isolation|
|EP0338207A1||20 Feb 1989||25 Oct 1989||Siemens Aktiengesellschaft||Process for making trenches for high density semiconductor integrated circuits using a reactive ion etching process|
|EP0549199A2||10 Dec 1992||30 Jun 1993||AT&T Corp.||Method of forming silicide in integrated circuit manufacture|
|EP0603106A2||19 Nov 1993||22 Jun 1994||International Business Machines Corporation||Method to reduce stress from trench structure on SOI wafer|
|EP0985534A1||13 May 1998||15 Mar 2000||Seiko Epson Corporation||Method of forming nozzle for injectors and method of manufacturing ink jet head|
|EP1270233A1||11 Jun 2002||2 Jan 2003||Hewlett-Packard Company||Slotted substrate and slotting process|
|GB2194858A||Title not available|
|JPS57186339A||Title not available|
|JPS58168261A||Title not available|
|WO2000000354A1||25 Jun 1999||6 Jan 2000||Olivetti Lexikon S.P.A.||Ink jet printhead|
|WO2000026956A1||3 Nov 1999||11 May 2000||Surface Technology Systems Limited||A method and apparatus for etching a substrate|
|WO2000079343A1||19 Jun 2000||28 Dec 2000||Infineon Technologies North America Corp.||Mask manufacturing methods comprising patterns to control corner rounding|
|WO2001094117A1||4 Jun 2001||13 Dec 2001||Olivetti Tecnost S.P.A.||Process for manufacturing a monolithic printhead with truncated cone shape nozzles|
|1||"5x5 2D AFM Cantilever Arrays a First Step Towards a Terabit Storage Device," M. Lutwyche et al, pp. 89-94, 1999 Elsevier Science S.A.|
|2||"A High Resolution, Electrostatically Driven Commercial Inkjet Head", S. Kamisuki et al., 5 pages, Jan. 27, 2000.|
|3||"Characterization of a Time Multiplexed Inductively Coupled Plasma Etcher," Ayon et al., Journal of the Electrochemical Society, 146 (1), pp. 339-349, 1999.|
|4||"Dry Silicon Etching For MEMS," J. Bhardwaj et al., Electrochemical Society Proceedings vol. 97-5, pp. 118-130 May 4-9, 1997.|
|5||"Micromachining of Buried Micro Channels in Silicon," M. J. de Boer, et al., Journal of Microelectromechanical Systems, vol. 9, No. 1, Mar. 2000, pp. 94-103.|
|6||"Silicon Micromachining," M. Elwenspoek et al., Cambridge University Press, 1998, pp. 296-297 and 304-308.|
|7||DE 19847455 Silicon multi-layer etching, especially for micromechanical sensor production, comprises etching trenches down to buried separation layer, etching exposed separation layer and etching underlying silicon layer (Abstract Only).|
|8||JP 56-087666-Plasma Etching Method Published Jul. 16, 1981 (abstract only).|
|9||JP 57-186339-Etching Method for Silicon Published Nov. 16, 1982 (abstract only).|
|10||JP 58-168261-Manufacture of Semiconductor Device Published Oct. 4, 1983 (abstract only).|
|11||JP 59-057449-Semiconductor Device and Its Manufacture Published Apr. 3, 1984 (abstract Only).|
|12||STS Technical Presentation, California, 1997.|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US7306744 *||27 Apr 2005||11 Dec 2007||Seiko Epson Corporation||Method of manufacturing a nozzle plate|
|US7429336 *||23 Sep 2004||30 Sep 2008||Phil Keenan||Inkjet printheads|
|US7700269 *||17 May 2006||20 Apr 2010||Samsung Sdi Co., Ltd.||Method of forming stack layer and method of manufacturing electronic device having the same|
|US7855151||21 Aug 2007||21 Dec 2010||Hewlett-Packard Development Company, L.P.||Formation of a slot in a silicon substrate|
|US8206535 *||21 Aug 2008||26 Jun 2012||Hewlett-Packard Development Company, L.P.||Inkjet printheads|
|US8382253||25 Aug 2011||26 Feb 2013||Hewlett-Packard Development Company, L.P.||Fluid ejection device and methods of fabrication|
|US8518725 *||13 Jan 2011||27 Aug 2013||Canon Kabushiki Kaisha||Structure manufacturing method and liquid discharge head substrate manufacturing method|
|US20050088477 *||27 Oct 2003||28 Apr 2005||Barbara Horn||Features in substrates and methods of forming|
|US20050110829 *||23 Sep 2004||26 May 2005||Hewlett-Packard Development Company, L.P.||Inkjet printheads|
|US20050269289 *||27 Apr 2005||8 Dec 2005||Yoshihide Matsuo||Method of manufacturing a nozzle plate|
|US20060275987 *||17 May 2006||7 Dec 2006||Park Shang-Hyeun||Method of forming stack layer and method of manufacturing electronic device having the same|
|US20090008027 *||21 Aug 2008||8 Jan 2009||Phil Keenan||Inkjet Printheads|
|US20120242746 *||22 Dec 2011||27 Sep 2012||Mou Hao Jan||Inkjet printhead|
|US20120282715 *||13 Jan 2011||8 Nov 2012||Canon Kabushiki Kaisha||Structure manufacturing method and liquid discharge head substrate manufacturing method|
|CN102741155A *||13 Jan 2011||17 Oct 2012||佳能株式会社||Structure manufacturing method and liquid discharge head substrate manufacturing method|
|CN102741155B *||13 Jan 2011||6 May 2015||佳能株式会社||Structure manufacturing method and liquid discharge head substrate manufacturing method|
|U.S. Classification||430/311, 430/316, 430/320, 430/312, 430/313, 347/63, 430/319, 216/27, 430/318, 430/317|
|Cooperative Classification||B41J2/1631, B41J2/1623, B41J2/1603, B41J2/1635, B41J2/1645, B41J2/1628, B41J2/1634|
|European Classification||B41J2/16M5L, B41J2/16M4, B41J2/16B2, B41J2/16M1, B41J2/16M8S, B41J2/16M3D, B41J2/16M6|
|2 Oct 2002||AS||Assignment|
Owner name: LEXMARK INTERNATIONAL, INC, KENTUCKY
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HALL, ERIC SPENCER;LEIS, SHAUNA MARIE;MRVOS, JAMES MICHAEL;AND OTHERS;REEL/FRAME:013400/0013
Effective date: 20020924
|8 Dec 2008||FPAY||Fee payment|
Year of fee payment: 4
|1 Oct 2012||FPAY||Fee payment|
Year of fee payment: 8
|14 May 2013||AS||Assignment|
Owner name: FUNAI ELECTRIC CO., LTD, JAPAN
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LEXMARK INTERNATIONAL, INC.;LEXMARK INTERNATIONAL TECHNOLOGY, S.A.;REEL/FRAME:030416/0001
Effective date: 20130401
|24 Nov 2016||FPAY||Fee payment|
Year of fee payment: 12