US6284610B1 - Method to reduce compressive stress in the silicon substrate during silicidation - Google Patents
Method to reduce compressive stress in the silicon substrate during silicidation Download PDFInfo
- Publication number
- US6284610B1 US6284610B1 US09/666,315 US66631500A US6284610B1 US 6284610 B1 US6284610 B1 US 6284610B1 US 66631500 A US66631500 A US 66631500A US 6284610 B1 US6284610 B1 US 6284610B1
- Authority
- US
- United States
- Prior art keywords
- source
- layer
- gate electrode
- oxide layer
- buffer oxide
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 54
- 238000000034 method Methods 0.000 title claims abstract description 45
- 229910052710 silicon Inorganic materials 0.000 title claims abstract description 45
- 239000010703 silicon Substances 0.000 title claims abstract description 45
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 title claims abstract description 38
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims abstract description 66
- 229920005591 polysilicon Polymers 0.000 claims abstract description 66
- 239000004065 semiconductor Substances 0.000 claims abstract description 30
- 229910021332 silicide Inorganic materials 0.000 claims abstract description 13
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims abstract description 13
- 150000004767 nitrides Chemical class 0.000 claims description 26
- 229910052751 metal Inorganic materials 0.000 claims description 22
- 239000002184 metal Substances 0.000 claims description 22
- 238000000151 deposition Methods 0.000 claims description 14
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 claims description 10
- 238000004519 manufacturing process Methods 0.000 claims description 10
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 claims description 8
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims description 7
- 125000006850 spacer group Chemical group 0.000 claims description 7
- 229910052719 titanium Inorganic materials 0.000 claims description 7
- 239000010936 titanium Substances 0.000 claims description 7
- 229910017052 cobalt Inorganic materials 0.000 claims description 6
- 239000010941 cobalt Substances 0.000 claims description 6
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 claims description 6
- 238000000137 annealing Methods 0.000 claims description 5
- 229910052759 nickel Inorganic materials 0.000 claims description 5
- 229910052697 platinum Inorganic materials 0.000 claims description 4
- 238000005498 polishing Methods 0.000 claims description 4
- 238000005530 etching Methods 0.000 claims 10
- 230000001590 oxidative effect Effects 0.000 claims 6
- 230000000903 blocking effect Effects 0.000 claims 3
- 238000003780 insertion Methods 0.000 abstract description 6
- 230000037431 insertion Effects 0.000 abstract description 6
- 230000007547 defect Effects 0.000 description 6
- 230000003647 oxidation Effects 0.000 description 4
- 238000007254 oxidation reaction Methods 0.000 description 4
- 238000002955 isolation Methods 0.000 description 3
- 239000000463 material Substances 0.000 description 3
- 238000004151 rapid thermal annealing Methods 0.000 description 2
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 1
- 230000002159 abnormal effect Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- POIUWJQBRNEFGX-XAMSXPGMSA-N cathelicidin Chemical compound C([C@@H](C(=O)N[C@@H](CCCNC(N)=N)C(=O)N[C@@H](CCCCN)C(=O)N[C@@H](CO)C(=O)N[C@@H](CCCCN)C(=O)N[C@@H](CCC(O)=O)C(=O)N[C@@H](CCCCN)C(=O)N[C@@H]([C@@H](C)CC)C(=O)NCC(=O)N[C@@H](CCCCN)C(=O)N[C@@H](CCC(O)=O)C(=O)N[C@@H](CC=1C=CC=CC=1)C(=O)N[C@@H](CCCCN)C(=O)N[C@@H](CCCNC(N)=N)C(=O)N[C@@H]([C@@H](C)CC)C(=O)N[C@@H](C(C)C)C(=O)N[C@@H](CCC(N)=O)C(=O)N[C@@H](CCCNC(N)=N)C(=O)N[C@@H]([C@@H](C)CC)C(=O)N[C@@H](CCCCN)C(=O)N[C@@H](CC(O)=O)C(=O)N[C@@H](CC=1C=CC=CC=1)C(=O)N[C@@H](CC(C)C)C(=O)N[C@@H](CCCNC(N)=N)C(=O)N[C@@H](CC(N)=O)C(=O)N[C@@H](CC(C)C)C(=O)N[C@@H](C(C)C)C(=O)N1[C@@H](CCC1)C(=O)N[C@@H](CCCNC(N)=N)C(=O)N[C@@H]([C@@H](C)O)C(=O)N[C@@H](CCC(O)=O)C(=O)N[C@@H](CO)C(O)=O)NC(=O)[C@H](CC=1C=CC=CC=1)NC(=O)[C@H](CC(O)=O)NC(=O)CNC(=O)[C@H](CC(C)C)NC(=O)[C@@H](N)CC(C)C)C1=CC=CC=C1 POIUWJQBRNEFGX-XAMSXPGMSA-N 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000002939 deleterious effect Effects 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 239000002019 doping agent Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000011065 in-situ storage Methods 0.000 description 1
- 238000011835 investigation Methods 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 230000000284 resting effect Effects 0.000 description 1
- 238000004513 sizing Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000007704 wet chemistry method Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66613—Lateral single gate silicon transistors with a gate recessing step, e.g. using local oxidation
- H01L29/66628—Lateral single gate silicon transistors with a gate recessing step, e.g. using local oxidation recessing the gate by forming single crystalline semiconductor material at the source or drain location
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41775—Source or drain electrodes for field effect devices characterised by the proximity or the relative position of the source or drain electrode and the gate electrode, e.g. the source or drain electrode separated from the gate electrode by side-walls or spreading around or above the gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41775—Source or drain electrodes for field effect devices characterised by the proximity or the relative position of the source or drain electrode and the gate electrode, e.g. the source or drain electrode separated from the gate electrode by side-walls or spreading around or above the gate electrode
- H01L29/41783—Raised source or drain electrodes self aligned with the gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/665—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using self aligned silicidation, i.e. salicide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
- H01L29/7845—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being a conductive material, e.g. silicided S/D or Gate
Definitions
- the invention relates to the fabrication of integrated circuit devices, and more particularly, to a method of silicidation wherein silicon stress is reduced in the fabrication of integrated circuits.
- FIG. 1 illustrates a portion of a partially completed integrated circuit.
- the semiconductor substrate 10 is preferably composed of silicon having a (100) crystallographic orientation.
- Gate electrode 16 and source/drain region 20 are formed in and on the semiconductor substrate as is conventional in the art.
- the source/drain junction has been silicided 22 .
- the circles 23 indicate defects; leakage paths beneath the spacers and around the shallow trench isolation (STI). These are localized stress junctions. Stress junctions occur in regions where compressive stress from silicidation at the source/drain junction meets tensile stress at the spacer and the STI.
- STI shallow trench isolation
- U.S. Pat. No. 5,683 924 to Chan et al teaches formation of a silicide film over epitaxial silicon or polysilicon raised source/drain regions.
- U.S. Pat. No. 6,001,697 to Chang et al discloses poly plugs over the source/drain junctions where silicidation is performed over the poly plugs.
- U.S. Pat. No. 5,879,997 to Lee et al discloses a polysilicon layer over the source/drain regions. The polysilicon is oxidized. Silicidation is not disclosed.
- U.S. Pat. No. 6,004,879 to Hu et al teaches a CoSixO contact material. None of the patents discuss stress relief during silicidation.
- a principal object of the present invention is to provide an effective and very manufacturable method of siliciding gates and source/drain junctions in the fabrication of an integrated circuit.
- a further object of the invention is to provide a method of siliciding source/drain junctions wherein compressive stress generated beneath the silicided source/drain junctions is reduced.
- Yet another object is to provide a method of siliciding source/drain junctions wherein compressive stress of the underlying silicon is avoided by the insertion of a buffer layer between the silicide and the silicon.
- Yet another object is to provide a method of siliciding source/drain junctions wherein compressive stress of the underlying silicon is avoided by the insertion of an oxide buffer layer between the silicide and the silicon.
- a method for siliciding source/drain junctions is achieved wherein compressive stress of the underlying silicon is avoided by the insertion of a buffer layer between the silicide and the silicon.
- a gate electrode and associated source/drain extensions are provided in and on a semiconductor substrate.
- a buffer oxide layer is deposited overlying the semiconductor substrate and the gate electrode.
- a polysilicon layer is deposited overlying the buffer oxide layer. The polysilicon layer will form the source/drain junctions and silicon source.
- the source/drain junctions are silicided whereby the buffer oxide layer provides compressive stress relief during the siliciding.
- a method for siliciding source/drain junctions is achieved wherein compressive stress of the underlying silicon is avoided by the insertion of a buffer layer between the silicide and the silicon.
- a polysilicon gate electrode and associated source/drain junctions are provided in and on a semiconductor substrate.
- a first nitride layer overlies a top surface of the polysilicon gate electrode.
- a thermal oxidation forms oxide sidewalls on the polysilicon gate electrode and a first oxide layer over the substrate.
- a buffer oxide layer is deposited overlying first oxide layer on the semiconductor substrate and the gate electrode.
- a polysilicon layer is deposited overlying the buffer oxide layer.
- a second nitride layer is deposited overlying the polysilicon layer.
- the nitride layer is polished back until the buffer oxide layer overlying the gate electrode is exposed whereby a vertical portion of the polysilicon layer is exposed adjacent to the buffer oxide layer forming a vertical sidewall on the gate electrode.
- the exposed polysilicon layer is etched away thereby exposing a portion of the buffer oxide layer overlying the source/drain junction.
- the exposed buffer oxide layer overlying the semiconductor substrate and overlying the gate electrode are etched away thereby exposing a portion of the semiconductor substrate and exposing the first nitride layer of the gate electrode. Thereafter an epitaxial-silicon layer is grown overlying the exposed semiconductor substrate.
- the first and second nitride layers are removed.
- the gate electrode and source/drain junctions are silicided whereby the buffer oxide layer provides compressive stress relief during siliciding to complete siliciding of the source/drain junctions in the fabrication of an integrated circuit device.
- FIG. 1 schematically illustrates in cross-sectional representation an integrated circuit device of the prior art.
- FIGS. 2 through 10 schematically illustrate in cross-sectional representation a preferred embodiment of the present invention.
- FIG. 11 schematically illustrates in cross-sectional representation a completed integrated circuit fabricated according to a preferred embodiment of the present invention.
- the present invention seeks to eradicate the generation of compressive stress beneath a silicided source/drain junction via the insertion of an oxide buffer layer between the silicide and the silicon substrate.
- the bulk of the generated stress incurred during silicidation will be absorbed by the oxide buffer layer and not pass onto the substrate.
- FIGS. 2-10 depict a gate electrode and associated source/drain junctions to be silicided. It will be understood by those skilled in the art that the process of the present invention should not be limited to the application disclosed in the figures, but can be applied in any application in which silicidation is to occur over a silicon substrate.
- the semiconductor substrate 10 is preferably composed of silicon having a (100) crystallographic orientation. Isolation regions such as STI region 12 are formed within the semiconductor substrate. A gate oxide layer 14 is grown, followed by deposition of a polysilicon layer 16 and an overlying nitride layer 18 . These layers are patterned to form the gate electrode shown in FIG. 2 .
- Source and drain regions may n-type or p-type, depending on the type of device to be fabricated. N-type regions will be illustrated in the figures. Ions are implanted to form the n-regions 20 , as shown. These are the source/drain extensions. A thermal oxidation is performed to activate the source/drain extensions 20 whereby the polysilicon is oxidized 22 . The silicon substrate in the area of the source/drain extensions 20 is oxidized as well as the sidewalls of the gate 16 . The oxidation 22 of the gate sidewalls decreases the width of the gate, thus allowing for smaller gate sizing. The thermal oxidation both activates the source/drain extensions 20 and reduces the polysilicon gate size by the thickness of the oxidized sidewalls 22 . In this way, higher source/drain dopant concentrations and smaller gate length are achieved.
- a liner oxide layer 24 is deposited over the silicon substrate and overlying the gate electrode.
- This liner oxide layer has a thickness of between about 500 and 800 Angstroms.
- the horizontal thermal oxide 22 over the source/drain extensions has been incorporated into the liner oxide layer 24 .
- the deposited liner oxide 24 and the oxidized polysilicon gate sidewalls 22 act as vertical spacers separating the gate 16 and the source/drain extensions 20 .
- the liner oxide layer will provide stress relief for the underlying silicon substrate during silicidation.
- a polysilicon layer 26 is conformally deposited overlying the liner oxide layer to a thickness of between about 600 and 800 Angstroms.
- the polysilicon layer 26 is doped by ion implantation or in-situ doped. This polysilicon layer will form raised source/drain regions. Also, this polysilicon layer provide s material for silicidation so that the substrate silicon is not consumed thereby implying lower leakage to the substrate.
- a second nitride layer 28 is deposited over the polysilicon layer 26 to a thickness of between about 2500 and 3500 Angstroms.
- CMP chemical mechanical polishing
- the exposed polysilicon 26 is etched away where it is not covered by the nitride layer 28 . This is a self-aligned etch. No mask is necessary because the etchant species are chosen to be selective to polysilicon with respect to oxide and nitride.
- the polysilicon is etched away a s shown by 29 in FIG. 6 .
- a s shown in FIG. 7, another self-aligned etch removes the oxide layer 24 exposed within the openings 29 and removes the oxide layer 24 on the top surface of the gate electrode.
- the silicon substrate is exposed within these openings.
- the polysilicon regions 26 overlying the oxide liner layer 24 form source/drain regions.
- Epi-silicon 32 grows where the silicon substrate is exposed near the edges of the gate electrode.
- the epi-silicon 32 is grown to a thickness of between about 200 and 500 Angstroms.
- the epi-silicon 32 makes a connection or a bridge for the silicided raised source/drain 26 resting on the oxide buffer layer 24 .
- the bridge also allows the electron current crowding effect to be reduced.
- any exposed silicon or polysilicon can grow in size.
- the silicon should grow only at the exposed active substrate 29 . All other regions of the silicon substrate and the polysilicon layers are covered either by nitride blocks 28 or by oxide liner sidewalls 24 .
- the nitride layer 28 and the nitride cap 18 are removed by a wet chemical process, for example. This is shown in FIG. 9 .
- a metal layer 34 is sputter deposited over the surface of the substrate to a thickness of between about 100 and 200 Angstroms.
- the metal layer may comprise titanium, cobalt, titanium and cobalt, titanium nitride, titanium, and cobalt, nickel, nickel and platinum, and so on.
- the metal layer is silicided, such as by a rapid thermal annealing (RTA) at a temperature of between about 650 and 850° C. for 20 to 30 seconds. This annealing will form a metal silicide layer overlying the polysilicon gate electrode 16 , the polysilicon layer 26 and the epi-silicon layer 32 .
- RTA rapid thermal annealing
- This annealing will form a metal silicide layer overlying the polysilicon gate electrode 16 , the polysilicon layer 26 and the epi-silicon layer 32 .
- the metal overlying the oxide liner layer 24 is unreacted and removed by a conventional process.
- FIG. 10 illustrates the silicide
- the oxide layer 24 underlying the polysilicon layer 26 acts as a stress relief bed during silicidation.
- the oxide layer absorbs the compressive stress generated during silicidation and does not pass it on to the underlying silicon layer. Thus, defects are reduced and stress junctions are eliminated.
- FIG. 11 shows a completed integrated circuit device.
- a thick dielectric layer 36 covers the silicided gate 16 and source and drain regions 26 .
- Electrical connections may be made, for example, through openings in the dielectric layer to the silicided gate 16 and source/drain regions 26 by metal contacts 40 , as shown.
- the arrows show the current path from the source 42 through the source junction 26 to the source extension 20 and the channel underlying the gate 16 to the drain extension 20 , the drain junction 26 , and then to the drain 42 .
- the process of the invention provides an effective method for siliciding source/drain junctions whereby the bulk of compressive stress from the silicided junctions is relieved by an oxide buffer layer between the silicide and the silicon substrate. Relieving the compressive stress generated during silicidation reduces defects resulting in lower leakage current.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Computer Hardware Design (AREA)
- Chemical & Material Sciences (AREA)
- Manufacturing & Machinery (AREA)
- Crystallography & Structural Chemistry (AREA)
- Materials Engineering (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Electrodes Of Semiconductors (AREA)
Abstract
Description
Claims (31)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/666,315 US6284610B1 (en) | 2000-09-21 | 2000-09-21 | Method to reduce compressive stress in the silicon substrate during silicidation |
SG200105646A SG90784A1 (en) | 2000-09-21 | 2001-09-17 | A method to reduce compressive stress in the silicon substrate during silicidation |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/666,315 US6284610B1 (en) | 2000-09-21 | 2000-09-21 | Method to reduce compressive stress in the silicon substrate during silicidation |
Publications (1)
Publication Number | Publication Date |
---|---|
US6284610B1 true US6284610B1 (en) | 2001-09-04 |
Family
ID=24673687
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/666,315 Expired - Fee Related US6284610B1 (en) | 2000-09-21 | 2000-09-21 | Method to reduce compressive stress in the silicon substrate during silicidation |
Country Status (2)
Country | Link |
---|---|
US (1) | US6284610B1 (en) |
SG (1) | SG90784A1 (en) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040080003A1 (en) * | 2002-10-26 | 2004-04-29 | Jae-Kyu Lee | MOS transistor and method of manufacturing the same |
US20040104405A1 (en) * | 2002-12-02 | 2004-06-03 | Taiwan Semiconductor Manufacturing Company | Novel CMOS device |
US20050260818A1 (en) * | 2004-05-20 | 2005-11-24 | Sanyo Electric Co., Ltd. | Semiconductor device and method for fabricating the same |
US20060286758A1 (en) * | 2005-06-17 | 2006-12-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Super anneal for process induced strain modulation |
US7309637B2 (en) | 2005-12-12 | 2007-12-18 | Chartered Semiconductor Manufacturing, Ltd | Method to enhance device performance with selective stress relief |
US20080067582A1 (en) * | 2004-12-22 | 2008-03-20 | Dongbu Electronics Co., Ltd. | Semiconductor device and method of manufacturing the semiconductor device |
US20090050972A1 (en) * | 2007-08-20 | 2009-02-26 | Richard Lindsay | Strained Semiconductor Device and Method of Making Same |
US20110171788A1 (en) * | 2010-01-11 | 2011-07-14 | International Business Machines Corporation | Fabrication of Field Effect Devices Using Spacers |
US20140027824A1 (en) * | 2012-07-30 | 2014-01-30 | Samsung Electronics Co., Ltd. | SEMICONDUCTOR DEVICES (as amended) |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07201777A (en) * | 1994-01-11 | 1995-08-04 | Toshiba Corp | Manufacture of semiconductor device |
US5683924A (en) | 1994-10-31 | 1997-11-04 | Sgs-Thomson Microelectronics, Inc. | Method of forming raised source/drain regions in a integrated circuit |
JPH10125623A (en) * | 1996-10-18 | 1998-05-15 | Nippon Steel Corp | Manufacture of semiconductor device |
US5879997A (en) | 1991-05-30 | 1999-03-09 | Lucent Technologies Inc. | Method for forming self aligned polysilicon contact |
US6001697A (en) | 1998-03-24 | 1999-12-14 | Mosel Vitelic Inc. | Process for manufacturing semiconductor devices having raised doped regions |
US6004879A (en) | 1996-08-13 | 1999-12-21 | Micron Technology, Inc | Method for fabricating a structure on a cobalt silicide oxide metalization semiconductor substrate |
US6177314B1 (en) * | 1999-04-28 | 2001-01-23 | U.S. Philips Corporation | Method of manufacturing a semiconductor device comprising a field effect transistor |
US6215152B1 (en) * | 1998-08-05 | 2001-04-10 | Cree, Inc. | MOSFET having self-aligned gate and buried shield and method of making same |
-
2000
- 2000-09-21 US US09/666,315 patent/US6284610B1/en not_active Expired - Fee Related
-
2001
- 2001-09-17 SG SG200105646A patent/SG90784A1/en unknown
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5879997A (en) | 1991-05-30 | 1999-03-09 | Lucent Technologies Inc. | Method for forming self aligned polysilicon contact |
JPH07201777A (en) * | 1994-01-11 | 1995-08-04 | Toshiba Corp | Manufacture of semiconductor device |
US5683924A (en) | 1994-10-31 | 1997-11-04 | Sgs-Thomson Microelectronics, Inc. | Method of forming raised source/drain regions in a integrated circuit |
US6004879A (en) | 1996-08-13 | 1999-12-21 | Micron Technology, Inc | Method for fabricating a structure on a cobalt silicide oxide metalization semiconductor substrate |
JPH10125623A (en) * | 1996-10-18 | 1998-05-15 | Nippon Steel Corp | Manufacture of semiconductor device |
US6001697A (en) | 1998-03-24 | 1999-12-14 | Mosel Vitelic Inc. | Process for manufacturing semiconductor devices having raised doped regions |
US6215152B1 (en) * | 1998-08-05 | 2001-04-10 | Cree, Inc. | MOSFET having self-aligned gate and buried shield and method of making same |
US6177314B1 (en) * | 1999-04-28 | 2001-01-23 | U.S. Philips Corporation | Method of manufacturing a semiconductor device comprising a field effect transistor |
Cited By (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7119435B2 (en) | 2002-10-26 | 2006-10-10 | Samsung Electronics Co., Ltd. | Semiconductor device with source/drain extension layer |
GB2395602A (en) * | 2002-10-26 | 2004-05-26 | Samsung Electronics Co Ltd | MOS transistor |
GB2395602B (en) * | 2002-10-26 | 2005-03-02 | Samsung Electronics Co Ltd | MOS transistor and method of manufacturing the same |
US20040080003A1 (en) * | 2002-10-26 | 2004-04-29 | Jae-Kyu Lee | MOS transistor and method of manufacturing the same |
US20060211197A1 (en) * | 2002-10-26 | 2006-09-21 | Samsung Electronics Co., Ltd. | Mos transistor and method of manufacturing the same |
US20040104405A1 (en) * | 2002-12-02 | 2004-06-03 | Taiwan Semiconductor Manufacturing Company | Novel CMOS device |
US7022561B2 (en) | 2002-12-02 | 2006-04-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | CMOS device |
US20060138557A1 (en) * | 2002-12-02 | 2006-06-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Novel CMOS device |
US20050260818A1 (en) * | 2004-05-20 | 2005-11-24 | Sanyo Electric Co., Ltd. | Semiconductor device and method for fabricating the same |
US20080067582A1 (en) * | 2004-12-22 | 2008-03-20 | Dongbu Electronics Co., Ltd. | Semiconductor device and method of manufacturing the semiconductor device |
US7714380B2 (en) * | 2004-12-22 | 2010-05-11 | Dongbu Electronics Co., Ltd. | Semiconductor device and method of manufacturing the semiconductor device |
US20060286758A1 (en) * | 2005-06-17 | 2006-12-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Super anneal for process induced strain modulation |
US7528028B2 (en) | 2005-06-17 | 2009-05-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Super anneal for process induced strain modulation |
US7309637B2 (en) | 2005-12-12 | 2007-12-18 | Chartered Semiconductor Manufacturing, Ltd | Method to enhance device performance with selective stress relief |
US20090050972A1 (en) * | 2007-08-20 | 2009-02-26 | Richard Lindsay | Strained Semiconductor Device and Method of Making Same |
US20110171788A1 (en) * | 2010-01-11 | 2011-07-14 | International Business Machines Corporation | Fabrication of Field Effect Devices Using Spacers |
US8765532B2 (en) * | 2010-01-11 | 2014-07-01 | International Business Machines Corporation | Fabrication of field effect devices using spacers |
US20140027824A1 (en) * | 2012-07-30 | 2014-01-30 | Samsung Electronics Co., Ltd. | SEMICONDUCTOR DEVICES (as amended) |
US9112015B2 (en) * | 2012-07-30 | 2015-08-18 | Samsung Electronics Co., Ltd. | Semiconductor devices |
Also Published As
Publication number | Publication date |
---|---|
SG90784A1 (en) | 2002-08-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7338874B2 (en) | Highly integrated semiconductor device with silicide layer that secures contact margin and method of manufacturing the same | |
US7332400B2 (en) | Method of manufacturing a semiconductor device having a gate structure with low parasitic capacitance | |
US6875665B2 (en) | Method of manufacturing a semiconductor device | |
US7737512B2 (en) | Integrated circuit devices having uniform silicide junctions | |
US6204137B1 (en) | Method to form transistors and local interconnects using a silicon nitride dummy gate technique | |
US6764910B2 (en) | Structure of semiconductor device and method for manufacturing the same | |
JP2004266278A (en) | Mos transistor having raised source/drain structure, and manufacturing method of the same | |
EP1000439B1 (en) | Method of forming side dielectrically isolated semiconductor devices | |
US20020090787A1 (en) | Self-aligned elevated transistor | |
US6284610B1 (en) | Method to reduce compressive stress in the silicon substrate during silicidation | |
JP4086099B2 (en) | Method for forming semiconductor device | |
US5843826A (en) | Deep submicron MOSFET device | |
US7071068B2 (en) | Transistor and method for fabricating the same | |
KR100370128B1 (en) | Method for manufacturing of semiconductor device | |
US7521767B2 (en) | MOS transistor in a semiconductor device | |
US6458702B1 (en) | Methods for making semiconductor chip having both self aligned silicide regions and non-self aligned silicide regions | |
US20030042551A1 (en) | Partially removable spacer with salicide formation | |
US20020033536A1 (en) | Semiconductor device and manufacturing method thereof | |
KR100734259B1 (en) | Method for fabricating semiconductor devices | |
US5956589A (en) | Method of forming narrow thermal silicon dioxide side isolation regions in a semiconductor substrate and MOS semiconductor devices fabricated by this method | |
US6136633A (en) | Trench-free buried contact for locos isolation | |
KR100800907B1 (en) | Mos transistor with silicide layer and method for thereof | |
KR100602122B1 (en) | Method of manufacturing semiconductor device | |
KR100214846B1 (en) | Method of forming silicide layer of semiconductor device | |
KR20000041953A (en) | Manufacturing method of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: CHARTERED SEMICONDUCTOR MANUFACTURING LTD., SINGAP Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHA, RANDALL CHER LIANG;CHUA, CHEE TEE;PEY, KIN LEONG;AND OTHERS;REEL/FRAME:011200/0622 Effective date: 20000630 Owner name: NATIONAL UNIVERSITY OF SINGAPORE, SINGAPORE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHA, RANDALL CHER LIANG;CHUA, CHEE TEE;PEY, KIN LEONG;AND OTHERS;REEL/FRAME:011200/0622 Effective date: 20000630 |
|
CC | Certificate of correction | ||
FPAY | Fee payment |
Year of fee payment: 4 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20090904 |