US6279815B1 - Stacked chip process carrier - Google Patents
Stacked chip process carrier Download PDFInfo
- Publication number
- US6279815B1 US6279815B1 US09/621,561 US62156100A US6279815B1 US 6279815 B1 US6279815 B1 US 6279815B1 US 62156100 A US62156100 A US 62156100A US 6279815 B1 US6279815 B1 US 6279815B1
- Authority
- US
- United States
- Prior art keywords
- die
- fixture
- devices
- semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K37/00—Auxiliary devices or processes, not specially adapted to a procedure covered by only one of the preceding main groups
- B23K37/04—Auxiliary devices or processes, not specially adapted to a procedure covered by only one of the preceding main groups for holding or positioning work
- B23K37/0408—Auxiliary devices or processes, not specially adapted to a procedure covered by only one of the preceding main groups for holding or positioning work for planar work
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
- H01L24/75—Apparatus for connecting with bump connectors or layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K2101/00—Articles made by soldering, welding or cutting
- B23K2101/36—Electric or electronic devices
- B23K2101/40—Semiconductor devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68313—Auxiliary support including a cavity for storing a finished device, e.g. IC package, or a partly finished device, e.g. die, during manufacturing or mounting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05568—Disposition the whole external layer protruding from the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05573—Single external layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
- H01L2224/757—Means for aligning
- H01L2224/75754—Guiding structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30105—Capacitance
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/53—Means to assemble or disassemble
- Y10T29/53978—Means to assemble or disassemble including means to relatively position plural work parts
Definitions
- This invention relates generally to workpieces and manufacturing methods used during soldering procedures. More particularly, the invention addresses a method and apparatus to hold in proper alignment two or more semiconductor devices during the bonding operation.
- the object of the present invention is to provide an apparatus that eliminates or reduces disadvantages associated with conventional holding apparatus.
- Another object of the present invention is to provide an apparatus having reasonable manufacturing costs.
- Yet another object of the present invention is to provide an apparatus for aligning two or more discrete semiconductor devices without the need for fixturing tools for alignment.
- a still further object of the present invention is to provide an apparatus that does not put pressure or stress on the semiconductor devices to be bonded.
- Yet another object of the present invention is to provide a method that does not require flux or the complications of flux processing.
- a further object of the present invention is to provide an apparatus that allows for any shape of chip (die) to be bonded without the need for a chip carrier designed for each chip set size variation.
- the apparatus contains two slots, a bottom slot machined to accept a wide range of smaller semiconductor devices, and a topslot machined to accept a wide range of larger semiconductor devices, where the top slot is larger than and coincident with the bottom slot.
- a smaller die is placed in the holder on its vertical face, aligned to at least two sides of the apparatus.
- a larger die is placed face down over the smaller die in the top slot. Either die may have the solder bumps predefined on it, whereas the opposite die has the metal pads and possibly even a small amount of solder.
- the apparatus is then placed into an anneal flow cycle.
- FIGS. 1 a - 1 d illustrate respective top, bottom and cross-sectional views of an IC semiconductor device shown with both attachment orientations, solder bonding pads and solder balls;
- FIG. 2 illustrates a cross-sectional view of the holding apparatus
- FIGS. 3 a - 3 c illustrates the holding apparatus as shown in FIG. 2 but with spacer elements for varying die sizes.
- FIG. 4 illustrates an alternate embodiment of the holding apparatus as shown in FIG. 2 with a top plate to facilitate inverting the apparatus.
- FIG. 5 illustrates an alternate embodiment of the holding apparatus for bonding a smaller die to two or more larger die.
- FIGS.1, 2 , 3 , 4 and 5 of the drawings The preferred embodiments of the present invention and its advantages are best understood by referring to FIGS.1, 2 , 3 , 4 and 5 of the drawings.
- FIG. 1 illustrates the semiconductor device to be bonded.
- FIGS. 1C and 1D illustrate that one of the two devices to be bonded will have the solder balls predefined on its vertical face, FIG. 1D, and the other die will have the metal solder bonding pads, FIG. 1 C.
- the fixture 30 includes a vertical surface of the apparatus having a cavity with a first stepped portion defining a bottom pocket 24 for accepting a smaller IC semiconductor device, Die ‘A’ 28 , and a second stepped portion defining a top pocket 26 for accepting a larger IC semiconductor device, Die ‘B’ 22 in a manner substantially overlying the bottom pocket.
- the top and bottom pockets are oriented such that the dies, when deposited into the respective pocket portions, are oriented face to face with the solder balls 18 adhered to one of the dies, being aligned with the corresponding metal pads 20 of the other die.
- the bottom pocket 24 is machined to accept a wide range of sizes of the smaller dies
- the top pocket 26 is machined to accept a wide range of sizes of the larger dies.
- the smaller die 28 is placed in the lower pocket 26 and the larger die 22 is placed face down over the smaller die 28 in substantially overlapping relation as shown in FIG. 2 in the holder 30 .
- Either die may have the solder balls 18 predefined on its vertical face, and the opposite die would then have the metal pads and possibly even a small amount of solder.
- FIGS. 3 a - 3 c illustrate the utilization of a dummy die 32 preplaced in the bottom pocket 24 and a dummy die 30 in the top pocket 26 so that both the smaller die 28 and the larger die 22 may be fixed into a predefined position.
- the periodicity 31 of the solder bumps 18 is on the order of 250 microns. This figure also defines the size of the associated interconnect pad.
- the tolerance between the die pad and the bond edge must be less one half of the periodicity of the solder bumps to within an accuracy of +/ ⁇ 5 microns. Assuming that one half the pitch of the solder balls is on the order of 125 microns, the cumulative tolerance mismatches must be less than 125 microns +/ ⁇ 5 microns to meet the overall tolerance requirements.
- the tolerance mismatches sources include 1)thermal mismatches between die and apparatus, 2) die manufacturing tolerances, and 3) machining tolerances of the fixture edge. Each tolerance mismatch will be described in detail.
- Thermal tolerance mismatches arise from differences in the thermal coefficient of expansion (TCE) between the fixture and the semiconductor device (die).
- the fixture is fabricated of a material with a thermal coefficient of expansion (TCE) which most closely matches the (TCE) of the dies to be bonded.
- Materials such as Kovar, invar, and tungsten, or alloys thereof, have TCE's that are most closely matched to the TCE of the IC's.
- TCE mismatches for closely matched materials are of the general order of 10 microns.
- the second source of tolerance mismatch, die manufacturing tolerance mismatches arise from the manufacturing tolerances associated with the production of the dies. Current manufacturing techniques provide die dicing tolerances on the order of +/ ⁇ 5 microns.
- a third source of tolerance mismatch arises from the machined tolerance of the fixture edge.
- Equation 1 describes the overall tolerance mismatch attributable to the previously described sources.
- Equation 1 states that the total allowable tolerance mismatch is defined by one half the periodicity of the solder bump spacing, 125 microns +/ ⁇ 5 microns.
- the right hand side of the equation define those tolerance mismatches, which when summed must be less than or equal to the total allowance.
- FIG. 4 illustrates a second embodiment of the holding apparatus for those situations where two dies of significantly different sizes are to be bonded. In those situations the pressure placed on the solder bonds would not be evenly distributed if inserted in the fixture of FIG. 2. A solution to this situation is described by FIG. 4 which illustrates a second plate 32 that would be placed on top of the apparatus 30 after the dies 22 and 28 have been placed inside the respective pockets 24 and 26 . The entire unit would then be turned upside down as shown in FIG. 4 c . Turning the apparatus has the effect of evening out the pressure on the solder balls.
- FIG. 5 depicts a third embodiment of the holding apparatus 40 for those situations where it is desired to bond a smaller die 52 to two larger dies 54 and 56 .
- the apparatus 40 would have a cavity with a first stepped portion defining two adjacent bottom pockets 32 and 34 for accepting two smaller IC semiconductor dies 54 and 56 . Placement and orientation of the respective dies would proceed in a manner similar to that described in FIG. 2 .
- all fixture edges would be chamfered 25 to minimize potential damage to an IC.
- the bottom inside corner of the apparatus 30 contains a groove to accommodate a pointed die edge.
- the apparatus 30 would also be drilled wherever feasible to reduce the thermal mass of the fixture. Since the contact points are small relative to the apparatus, the reflow operation would be accelerated.
- the two semiconductor dies would be joined in the manner shown in FIG. 2 without the use of flux in a reducing atmosphere such as H 2 .
Abstract
The present invention provides an apparatus and methods for holding a first semiconductor device in proper alignment to a second semiconductor device, whose size is different from the first device, while performing a C4 bond between the two devices. The apparatus for holding the two devices in proper alignment consists of a holding fixture, which includes upper and lower pocket receptacles for receiving the semiconductor devices. The semiconductor devices are placed into the respective upper and lower slots aligned to two or more edges of the holding fixture.
Description
This application is a divisional of U.S. application Ser. No. 09/098,828 now U.S. Pat. No. 6,213,376, filed Jun. 17, 1998.
1. Field of the Invention
This invention relates generally to workpieces and manufacturing methods used during soldering procedures. More particularly, the invention addresses a method and apparatus to hold in proper alignment two or more semiconductor devices during the bonding operation.
2. Discussion of the Prior Art
Processes for direct chip attachment (DCA) of semiconductor IC's to substrates are known, and are being used extensively in the industry. A key feature of the technique is the fabrication of minute solder balls or “bumps” on the semiconductor die with a process similar to that described in U.S. Pat. Nos. 3,401,126 and 3,429,0401 known as C4 for Controlled Collapse Chip Connection. Attaching the “bumped” die to a suitable substrate is achieved by applying a flux to either the die or substrate surface, aligning the two components usually with optical image recognition systems, placement to achieve contact, and reflow, which is the joining of the interconnect in a high temperature furnace
Currently, in the push to achieve ever-higher integration levels, there is impetus to use C4 interconnection directly between two or more semiconductor die to create a stacked component which is then mounted onto a suitable carrier such as a substrate using wirebonds. Such an assembly would fulfill a long standing need of merging many different semiconductor technologies (i.e. LOGIC, DRAM, BICMOS, SiGe, GaAs) together easily while allowing extremely high bandwidth between the individual die owing to the high density and low capacitance loading of die-to-die C4 interconnects. However, the conventional C4 joining process described above poses problems when applied to the direct joining of individual dies. In the conventional die-to-substrate attach procedure, the substrate is always larger, and typically very much larger, than the die. This size difference facilitates the application of flux since it can be easily applied only to the region where the die will attach, and does not cover other surfaces which would cause it to stick to the process fixturing. In contrast, for die-to-die attachment, both components are generally small and close to the same physical size which makes it difficult to contain the flux to only the joining surface during apply and reflow. Furthermore, if flux is used in the die-to-die attach procedure, it usually will cover the metal pads used for wirebond connections later in the assembly process. Since flux is difficult to clean without leaving some trace residuals, problems with the wirebond connection may result. Finally, stacked die configurations are envisioned where a smaller die straddles two or more larger die. The relatively loose placement tolerances of the substrate in the die-to-substrate attach procedure would preclude its successful application to die-to-die attachment. The present widely used methods for the direct chip attachment (DCA) of semiconductor IC's to substrates are inconvenient, costly and time consuming and do not not adequately address present requirements. It would therefore be extremely advantageous to provide a simple cost effective solution which achieves the aforestated objectives.
The object of the present invention is to provide an apparatus that eliminates or reduces disadvantages associated with conventional holding apparatus.
Another object of the present invention is to provide an apparatus having reasonable manufacturing costs.
Yet another object of the present invention is to provide an apparatus for aligning two or more discrete semiconductor devices without the need for fixturing tools for alignment.
A still further object of the present invention is to provide an apparatus that does not put pressure or stress on the semiconductor devices to be bonded.
Yet another object of the present invention is to provide a method that does not require flux or the complications of flux processing.
A further object of the present invention is to provide an apparatus that allows for any shape of chip (die) to be bonded without the need for a chip carrier designed for each chip set size variation.
These and other objects of the present invention are achieved by a stacked chip process and apparatus that holds in proper alignment two or more semiconductor devices of different sizes for the purpose of solder bonding. The apparatus contains two slots, a bottom slot machined to accept a wide range of smaller semiconductor devices, and a topslot machined to accept a wide range of larger semiconductor devices, where the top slot is larger than and coincident with the bottom slot. A smaller die is placed in the holder on its vertical face, aligned to at least two sides of the apparatus. A larger die is placed face down over the smaller die in the top slot. Either die may have the solder bumps predefined on it, whereas the opposite die has the metal pads and possibly even a small amount of solder. The apparatus is then placed into an anneal flow cycle.
Reference may now be had to the following detailed description of preferred embodiments of the invention, taken in conjunction with the accompanying drawings; in which;
FIGS. 1a-1 d illustrate respective top, bottom and cross-sectional views of an IC semiconductor device shown with both attachment orientations, solder bonding pads and solder balls;
FIG. 2 illustrates a cross-sectional view of the holding apparatus;
FIGS. 3a-3 c illustrates the holding apparatus as shown in FIG. 2 but with spacer elements for varying die sizes.
FIG. 4 illustrates an alternate embodiment of the holding apparatus as shown in FIG. 2 with a top plate to facilitate inverting the apparatus.
FIG. 5 illustrates an alternate embodiment of the holding apparatus for bonding a smaller die to two or more larger die.
The preferred embodiments of the present invention and its advantages are best understood by referring to FIGS.1, 2, 3, 4 and 5 of the drawings.
FIG. 1 illustrates the semiconductor device to be bonded. FIGS. 1C and 1D illustrate that one of the two devices to be bonded will have the solder balls predefined on its vertical face, FIG. 1D, and the other die will have the metal solder bonding pads, FIG. 1C.
Referring now to FIG. 2 there is illustrated a vertical cross-sectional view of the holding apparatus 30. In the preferred embodiment the fixture 30 includes a vertical surface of the apparatus having a cavity with a first stepped portion defining a bottom pocket 24 for accepting a smaller IC semiconductor device, Die ‘A’ 28, and a second stepped portion defining a top pocket 26 for accepting a larger IC semiconductor device, Die ‘B’ 22 in a manner substantially overlying the bottom pocket. The top and bottom pockets are oriented such that the dies, when deposited into the respective pocket portions, are oriented face to face with the solder balls 18 adhered to one of the dies, being aligned with the corresponding metal pads 20 of the other die. The bottom pocket 24 is machined to accept a wide range of sizes of the smaller dies, whereas the top pocket 26 is machined to accept a wide range of sizes of the larger dies. The smaller die 28 is placed in the lower pocket 26 and the larger die 22 is placed face down over the smaller die 28 in substantially overlapping relation as shown in FIG. 2 in the holder 30. Either die may have the solder balls 18 predefined on its vertical face, and the opposite die would then have the metal pads and possibly even a small amount of solder.
FIGS. 3a-3 c illustrate the utilization of a dummy die 32 preplaced in the bottom pocket 24 and a dummy die 30 in the top pocket 26 so that both the smaller die 28 and the larger die 22 may be fixed into a predefined position.
Proper alignment of the two semiconductor devices depends upon the vertical faces in the pockets. There are two tolerances that contribute to misalignment; die dimension tolerance and pocket dimension tolerance. These combined tolerances must be less than the size of the interconnect pad.
Referring to FIG. 2, the periodicity 31 of the solder bumps 18 is on the order of 250 microns. This figure also defines the size of the associated interconnect pad. In order to achieve proper alignment the tolerance between the die pad and the bond edge must be less one half of the periodicity of the solder bumps to within an accuracy of +/−5 microns. Assuming that one half the pitch of the solder balls is on the order of 125 microns, the cumulative tolerance mismatches must be less than 125 microns +/−5 microns to meet the overall tolerance requirements. The tolerance mismatches sources include 1)thermal mismatches between die and apparatus, 2) die manufacturing tolerances, and 3) machining tolerances of the fixture edge. Each tolerance mismatch will be described in detail.
Thermal tolerance mismatches arise from differences in the thermal coefficient of expansion (TCE) between the fixture and the semiconductor device (die). In a preferred embodiment the fixture is fabricated of a material with a thermal coefficient of expansion (TCE) which most closely matches the (TCE) of the dies to be bonded. Materials such as Kovar, invar, and tungsten, or alloys thereof, have TCE's that are most closely matched to the TCE of the IC's. TCE mismatches for closely matched materials are of the general order of 10 microns. The second source of tolerance mismatch, die manufacturing tolerance mismatches, arise from the manufacturing tolerances associated with the production of the dies. Current manufacturing techniques provide die dicing tolerances on the order of +/−5 microns. A third source of tolerance mismatch arises from the machined tolerance of the fixture edge.
Thus, the allowable tolerances in constructing pockets of the fixture edge is governed in accordance with Equation 1 which describes the overall tolerance mismatch attributable to the previously described sources. Specifically, Equation 1 states that the total allowable tolerance mismatch is defined by one half the periodicity of the solder bump spacing, 125 microns +/−5 microns. The right hand side of the equation define those tolerance mismatches, which when summed must be less than or equal to the total allowance.
Where the SUM (tolerance mismatches)=machined edge tolerance
+die tolerance
+TCE mismatch tolerance.
Given that the generally acceptable range of IC die tolerances is on the order of +/−5 microns and further considering that TCE mismatch tolerances to be on the order of 10 microns leaves an allowable fixture tolerance on the order of 100 microns. Machine tolerances on the order of 100 microns represent easily buildable manufacturing tolerances. Clearly, the combined tolerances of fixture locating edge machining, die edge machining, die edge dimensions, and die freeplay in the fixture are smaller than what is required for adequate die-to-die alignment for reflow.
FIG. 4 illustrates a second embodiment of the holding apparatus for those situations where two dies of significantly different sizes are to be bonded. In those situations the pressure placed on the solder bonds would not be evenly distributed if inserted in the fixture of FIG. 2. A solution to this situation is described by FIG. 4 which illustrates a second plate 32 that would be placed on top of the apparatus 30 after the dies 22 and 28 have been placed inside the respective pockets 24 and 26. The entire unit would then be turned upside down as shown in FIG. 4c. Turning the apparatus has the effect of evening out the pressure on the solder balls.
FIG. 5 depicts a third embodiment of the holding apparatus 40 for those situations where it is desired to bond a smaller die 52 to two larger dies 54 and 56. The apparatus 40 would have a cavity with a first stepped portion defining two adjacent bottom pockets 32 and 34 for accepting two smaller IC semiconductor dies 54 and 56. Placement and orientation of the respective dies would proceed in a manner similar to that described in FIG. 2.
In a preferred embodiment of the present invention, all fixture edges would be chamfered 25 to minimize potential damage to an IC. To further prevent any potential damage to an IC, the bottom inside corner of the apparatus 30 contains a groove to accommodate a pointed die edge. In a preferred embodiment the apparatus 30 would also be drilled wherever feasible to reduce the thermal mass of the fixture. Since the contact points are small relative to the apparatus, the reflow operation would be accelerated.
In a preferred embodiment the two semiconductor dies would be joined in the manner shown in FIG. 2 without the use of flux in a reducing atmosphere such as H2.
While only particular embodiments of the invention have been shown and described herein, it will be obvious that additional modifications may be made without departing from the spirit of this invention. Still, it is not intended that this invention be limited, except as indicated by the appended claims.
Claims (11)
1. A method of joining a first semiconductor device and a second semiconductor device in a fixture having a lower pocket and an upper pocket, wherein the upper pocket is aligned to the lower pocket, the method steps comprising:
a) providing the first device in the lower pocket;
b) aligning the first device to the lower pocket on at least two sides;
c) providing the second device in the upper pocket;
d) aligning the second device to the upper pocket on at least two sides;
e) joining the first device to the second device.
2. The method of claim 1, wherein step d further comprises inverting the fixture.
3. The method of claim 1, wherein step e further comprises joining the first device to the second device with solder at a temperature to allow reflow of the solder.
4. The method of claim 1, wherein said steps b and d further comprise aligning along two straight edges.
5. The method of claim 1, wherein aligning said first and second devices is performed on four sides.
6. The method of claim 1, wherein the alignment of the lower pocket to the upper pocket is symmetrical.
7. The method of claim 1 wherein said first and second devices further comprise metallic pads of a defined width, said metallic pads of said first and second devices being joined together by solder balls.
8. The method of claim 1 wherein step e further comprises joining the first device to the second device in a H2 atmosphere.
9. The method of claim 1, wherein the second device is asymmetrically arranged over the first device.
10. The method of claim 1, wherein the fixture is fabricated of Kovar, Invar or tungsten.
11. The method of claim 1, wherein a first semiconductor device is joined to a second and third semiconductor device, the apparatus comprising:
a plate including a cavity having first and second pockets formed therein in substantially overlapping manner, said first pocket of first depth dimension further comprising two adjacent sections for accommodating the placement of said second and third semiconductor devices in a first orientation and said second pocket of second depth dimension for accommodating placement of a first semiconductor device in a second orientation.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/621,561 US6279815B1 (en) | 1998-06-17 | 2000-07-21 | Stacked chip process carrier |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/098,828 US6213376B1 (en) | 1998-06-17 | 1998-06-17 | Stacked chip process carrier |
US09/621,561 US6279815B1 (en) | 1998-06-17 | 2000-07-21 | Stacked chip process carrier |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/098,828 Division US6213376B1 (en) | 1998-06-17 | 1998-06-17 | Stacked chip process carrier |
Publications (1)
Publication Number | Publication Date |
---|---|
US6279815B1 true US6279815B1 (en) | 2001-08-28 |
Family
ID=22271097
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/098,828 Expired - Fee Related US6213376B1 (en) | 1998-06-17 | 1998-06-17 | Stacked chip process carrier |
US09/621,561 Expired - Fee Related US6279815B1 (en) | 1998-06-17 | 2000-07-21 | Stacked chip process carrier |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/098,828 Expired - Fee Related US6213376B1 (en) | 1998-06-17 | 1998-06-17 | Stacked chip process carrier |
Country Status (1)
Country | Link |
---|---|
US (2) | US6213376B1 (en) |
Cited By (122)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6354480B2 (en) * | 2000-02-14 | 2002-03-12 | Shinko Electric Industries, Co., Ltd | Apparatus for positioning a thin plate |
US6441499B1 (en) * | 2000-08-30 | 2002-08-27 | Lsi Logic Corporation | Thin form factor flip chip ball grid array |
US20030045028A1 (en) * | 2001-09-05 | 2003-03-06 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for stress reduction in flip chip bump during flip chip mounting and underfill process steps of making a microelectronic assembly |
US20050112844A1 (en) * | 2003-10-02 | 2005-05-26 | Yoshihide Nishiyama | Apparatus for manufacturing semiconductor devices, method of manufacturing the semiconductor devices, and semiconductor device manufactured by the apparatus and method |
US7005319B1 (en) * | 2004-11-19 | 2006-02-28 | International Business Machines Corporation | Global planarization of wafer scale package with precision die thickness control |
CN100370590C (en) * | 2004-11-22 | 2008-02-20 | 国际商业机器公司 | Methods to achieve precision alignment for wafer scale packages |
US20080274592A1 (en) * | 2007-05-04 | 2008-11-06 | Chien-Hsiun Lee | Process and apparatus for wafer-level flip-chip assembly |
US20090130840A1 (en) * | 2007-11-16 | 2009-05-21 | Chung Yu Wang | Protected Solder Ball Joints in Wafer Level Chip-Scale Packaging |
US20090236621A1 (en) * | 2008-03-19 | 2009-09-24 | Cree, Inc. | Low index spacer layer in LED devices |
US20090321948A1 (en) * | 2008-06-27 | 2009-12-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for stacking devices |
US20100248427A1 (en) * | 2009-03-27 | 2010-09-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of handling a thin wafer |
US20110027944A1 (en) * | 2009-07-30 | 2011-02-03 | Taiwan Semiconductor Maufacturing Company, Ltd. | Method of forming electrical connections |
US20110058346A1 (en) * | 2008-07-21 | 2011-03-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bonding Metallurgy for Three-Dimensional Interconnect |
US20110062592A1 (en) * | 2009-09-11 | 2011-03-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Delamination Resistance of Stacked Dies in Die Saw |
US20110186986A1 (en) * | 2010-01-29 | 2011-08-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | T-Shaped Post for Semiconductor Devices |
US20110186967A1 (en) * | 2008-12-05 | 2011-08-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Component Stacking Using Pre-Formed Adhesive Films |
US20110193219A1 (en) * | 2010-02-09 | 2011-08-11 | Taiwan Seimconductor Manufacturing Company, Ltd. | Semiconductor device and semiconductor assembly with lead-free solder |
US20110193221A1 (en) * | 2010-02-05 | 2011-08-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3DIC Architecture with Interposer for Bonding Dies |
US20110210444A1 (en) * | 2010-02-26 | 2011-09-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3D Semiconductor Package Using An Interposer |
US20110215470A1 (en) * | 2010-03-04 | 2011-09-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Dummy Wafers in 3DIC Package Assemblies |
US20110233761A1 (en) * | 2009-07-30 | 2011-09-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cu pillar bump with non-metal sidewall protection structure |
US8104666B1 (en) | 2010-09-01 | 2012-01-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Thermal compressive bonding with separate die-attach and reflow processes |
US8177862B2 (en) | 2010-10-08 | 2012-05-15 | Taiwan Semiconductor Manufacturing Co., Ltd | Thermal compressive bond head |
US8241963B2 (en) | 2010-07-13 | 2012-08-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Recessed pillar structure |
US8319349B2 (en) | 2010-10-14 | 2012-11-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Approach for bonding dies onto interposers |
US8324738B2 (en) | 2009-09-01 | 2012-12-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Self-aligned protection layer for copper post structure |
US8381965B2 (en) * | 2010-07-22 | 2013-02-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Thermal compress bonding |
US8426961B2 (en) | 2010-06-25 | 2013-04-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Embedded 3D interposer structure |
US8441124B2 (en) | 2010-04-29 | 2013-05-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cu pillar bump with non-metal sidewall protection structure |
US8455995B2 (en) | 2010-04-16 | 2013-06-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | TSVs with different sizes in interposers for bonding dies |
US8476770B2 (en) | 2011-07-07 | 2013-07-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Apparatus and methods for forming through vias |
US8518753B2 (en) | 2011-11-15 | 2013-08-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Assembly method for three dimensional integrated circuit |
US8518796B2 (en) | 2012-01-09 | 2013-08-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor die connection system and method |
US8531032B2 (en) | 2011-09-02 | 2013-09-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Thermally enhanced structure for multi-chip device |
US8536573B2 (en) | 2011-12-02 | 2013-09-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Plating process and structure |
US8540506B2 (en) | 2010-08-16 | 2013-09-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor molding chamber |
US8546254B2 (en) | 2010-08-19 | 2013-10-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Mechanisms for forming copper pillar bumps using patterned anodes |
US8546945B2 (en) | 2010-02-11 | 2013-10-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Pillar structure having a non-planar surface for semiconductor devices |
US8557631B2 (en) | 2011-12-01 | 2013-10-15 | Taiwan Semiconductor Manufacturing Co., Ltd. | Interposer wafer bonding method and apparatus |
US8558229B2 (en) | 2011-12-07 | 2013-10-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Passivation layer for packaged chip |
US8557684B2 (en) | 2011-08-23 | 2013-10-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Three-dimensional integrated circuit (3DIC) formation process |
US8581418B2 (en) | 2010-07-21 | 2013-11-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Multi-die stacking using bumps with different sizes |
US8580683B2 (en) | 2011-09-27 | 2013-11-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Apparatus and methods for molding die on wafer interposers |
US8610285B2 (en) | 2011-05-30 | 2013-12-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3D IC packaging structures and methods with a metal pillar |
US8629568B2 (en) | 2010-07-30 | 2014-01-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device cover mark |
US8629043B2 (en) | 2011-11-16 | 2014-01-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods for de-bonding carriers |
US8628990B1 (en) | 2012-09-27 | 2014-01-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Image device and methods of forming the same |
US8643148B2 (en) | 2011-11-30 | 2014-02-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Chip-on-Wafer structures and methods for forming the same |
US8647796B2 (en) | 2011-07-27 | 2014-02-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Photoactive compound gradient photoresist |
US8653658B2 (en) | 2011-11-30 | 2014-02-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Planarized bumps for underfill control |
US8659155B2 (en) | 2009-11-05 | 2014-02-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Mechanisms for forming copper pillar bumps |
US8664760B2 (en) | 2011-05-30 | 2014-03-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Connector design for packaging integrated circuits |
WO2014036257A1 (en) * | 2012-08-30 | 2014-03-06 | Universal Instruments Corporation | 3d tsv assembly method for mass reflow |
US8691706B2 (en) | 2012-01-12 | 2014-04-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Reducing substrate warpage in semiconductor processing |
US8698308B2 (en) | 2012-01-31 | 2014-04-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bump structural designs to minimize package defects |
US8716867B2 (en) | 2010-05-12 | 2014-05-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Forming interconnect structures using pre-ink-printed sheets |
US8741691B2 (en) | 2012-04-20 | 2014-06-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of fabricating three dimensional integrated circuit |
US8754514B2 (en) | 2011-08-10 | 2014-06-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Multi-chip wafer level package |
US8759118B2 (en) | 2011-11-16 | 2014-06-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Plating process and structure |
US8772929B2 (en) | 2011-11-16 | 2014-07-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package for three dimensional integrated circuit |
US8779588B2 (en) | 2011-11-29 | 2014-07-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bump structures for multi-chip packaging |
US8779599B2 (en) | 2011-11-16 | 2014-07-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packages including active dies and dummy dies and methods for forming the same |
US8797057B2 (en) | 2011-02-11 | 2014-08-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Testing of semiconductor chips with microbumps |
US8803319B2 (en) | 2010-02-11 | 2014-08-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Pillar structure having a non-planar surface for semiconductor devices |
US8816495B2 (en) | 2012-02-16 | 2014-08-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Structures and formation methods of packages with heat sinks |
US8871568B2 (en) | 2012-01-06 | 2014-10-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packages and method of forming the same |
US8878182B2 (en) | 2011-10-12 | 2014-11-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Probe pad design for 3DIC package yield analysis |
US8900922B2 (en) | 2012-02-16 | 2014-12-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fine-pitch package-on-package structures and methods for forming the same |
US8901736B2 (en) | 2010-05-28 | 2014-12-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Strength of micro-bump joints |
US8932906B2 (en) | 2008-08-19 | 2015-01-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Through silicon via bonding structure |
US8936966B2 (en) | 2012-02-08 | 2015-01-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging methods for semiconductor devices |
US8946893B2 (en) | 2011-07-05 | 2015-02-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Apparatus for dicing interposer assembly |
US8953336B2 (en) | 2012-03-06 | 2015-02-10 | Taiwan Semiconductor Manufacturing Co., Ltd. | Surface metal wiring structure for an IC substrate |
US20150041525A1 (en) * | 2012-04-27 | 2015-02-12 | Nissan Motor Co., Ltd. | Method for manufacturing semiconductor device, heat insulating load jig, and method for setting up heat insulating load jig |
US8962392B2 (en) | 2012-03-13 | 2015-02-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Underfill curing method using carrier |
US8963334B2 (en) | 2011-08-30 | 2015-02-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Die-to-die gap control for semiconductor structure and method |
US8970035B2 (en) | 2012-08-31 | 2015-03-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bump structures for semiconductor package |
US8975183B2 (en) | 2012-02-10 | 2015-03-10 | Taiwan Semiconductor Manufacturing Co., Ltd. | Process for forming semiconductor structure |
US20150090389A1 (en) * | 2013-09-27 | 2015-04-02 | Lg Chem, Ltd. | Device and method for stacking units for secondary battery |
US9006004B2 (en) | 2012-03-23 | 2015-04-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Probing chips during package formation |
US9018758B2 (en) | 2010-06-02 | 2015-04-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cu pillar bump with non-metal sidewall spacer and metal top cap |
US9034695B2 (en) | 2012-04-11 | 2015-05-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated thermal solutions for packaging integrated circuits |
CN104718654A (en) * | 2013-09-27 | 2015-06-17 | 株式会社Lg化学 | Stack apparatus and stack method of unit for secondary battery |
US9064879B2 (en) | 2010-10-14 | 2015-06-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging methods and structures using a die attach film |
US9070644B2 (en) | 2013-03-15 | 2015-06-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging mechanisms for dies with different sizes of connectors |
US9105530B2 (en) | 2012-09-18 | 2015-08-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Conductive contacts having varying widths and method of manufacturing same |
US9142533B2 (en) | 2010-05-20 | 2015-09-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Substrate interconnections having different sizes |
US9219016B2 (en) | 2011-09-28 | 2015-12-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Structure design for 3DIC testing |
US9230932B2 (en) | 2012-02-09 | 2016-01-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect crack arrestor structure and methods |
US9245773B2 (en) | 2011-09-02 | 2016-01-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device packaging methods and structures thereof |
US9299674B2 (en) | 2012-04-18 | 2016-03-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bump-on-trace interconnect |
US9343436B2 (en) | 2010-09-09 | 2016-05-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Stacked package and method of manufacturing the same |
US9385095B2 (en) | 2010-02-26 | 2016-07-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3D semiconductor package interposer with die cavity |
US9391000B2 (en) | 2012-04-11 | 2016-07-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods for forming silicon-based hermetic thermal solutions |
US9390060B2 (en) | 2011-09-02 | 2016-07-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging methods, material dispensing methods and apparatuses, and automated measurement systems |
US9406500B2 (en) | 2012-02-08 | 2016-08-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Flux residue cleaning system and method |
US9418876B2 (en) | 2011-09-02 | 2016-08-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of three dimensional integrated circuit assembly |
US9425136B2 (en) | 2012-04-17 | 2016-08-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Conical-shaped or tier-shaped pillar connections |
US20160329297A1 (en) * | 2010-09-22 | 2016-11-10 | International Business Machines Corporation | Fixture to constrain laminate and method of assembly |
US9524945B2 (en) | 2010-05-18 | 2016-12-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cu pillar bump with L-shaped non-metal sidewall protection structure |
US9530761B2 (en) | 2011-09-02 | 2016-12-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package systems including passive electrical components |
US9564416B2 (en) | 2015-02-13 | 2017-02-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package structures and methods of forming the same |
US9576830B2 (en) | 2012-05-18 | 2017-02-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and apparatus for adjusting wafer warpage |
US9583365B2 (en) | 2012-05-25 | 2017-02-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming interconnects for three dimensional integrated circuit |
US9613931B2 (en) | 2015-04-30 | 2017-04-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fan-out stacked system in package (SIP) having dummy dies and methods of making the same |
US9620430B2 (en) | 2012-01-23 | 2017-04-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Sawing underfill in packaging processes |
US9646894B2 (en) | 2013-03-15 | 2017-05-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging mechanisms for dies with different sizes of connectors |
US9646923B2 (en) | 2012-04-17 | 2017-05-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor devices, methods of manufacture thereof, and packaged semiconductor devices |
US9646942B2 (en) | 2012-02-23 | 2017-05-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Mechanisms for controlling bump height variation |
US9653443B2 (en) | 2014-02-14 | 2017-05-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Thermal performance structure for semiconductor packages and method of forming same |
US9679783B2 (en) | 2011-08-11 | 2017-06-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Molding wafer chamber |
US9679882B2 (en) | 2011-08-10 | 2017-06-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of multi-chip wafer level packaging |
US9768090B2 (en) | 2014-02-14 | 2017-09-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Substrate design for semiconductor packages and method of forming same |
US9935090B2 (en) | 2014-02-14 | 2018-04-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Substrate design for semiconductor packages and method of forming same |
US10026671B2 (en) | 2014-02-14 | 2018-07-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Substrate design for semiconductor packages and method of forming same |
US10056267B2 (en) | 2014-02-14 | 2018-08-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Substrate design for semiconductor packages and method of forming same |
US10052705B2 (en) | 2012-08-30 | 2018-08-21 | Universal Instruments Corporation | 3D TSV assembly method for mass reflow |
US10453815B2 (en) | 2012-04-20 | 2019-10-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods and apparatus for solder connections |
US10475759B2 (en) | 2011-10-11 | 2019-11-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated circuit structure having dies with connectors of different sizes |
CN110517955A (en) * | 2019-08-29 | 2019-11-29 | 长春长光圆辰微电子技术有限公司 | A kind of method of difference size dissimilar materials hybrid integrated |
US11363725B2 (en) | 2017-11-02 | 2022-06-14 | Universal Instruments Corporation | Fixture to hold part before and after reflow, and method |
US11961810B2 (en) | 2021-06-21 | 2024-04-16 | Taiwan Semiconductor Manufacturing Company | Solderless interconnection structure and method of forming same |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE10308871B3 (en) * | 2003-02-28 | 2004-07-22 | Infineon Technologies Ag | Semiconductor chip for use in semiconductor chip stack in complex electronic circuit with surface structure for alignment of stacked semiconductor chip |
CN101407009B (en) * | 2008-11-11 | 2011-05-04 | 深圳市大族激光科技股份有限公司 | Fixture for laser welding of three-dimensional curved surface products |
US9016552B2 (en) * | 2013-03-15 | 2015-04-28 | Sanmina Corporation | Method for forming interposers and stacked memory devices |
CN103831568B (en) * | 2014-03-11 | 2016-01-20 | 西安永电电气有限责任公司 | A kind of thermistor welding tooling of IGBT module and welding method |
KR102471274B1 (en) * | 2018-02-13 | 2022-11-28 | 삼성전자주식회사 | Stack Tool for reflow and Stack Apparatus having the Same |
CN113664404B (en) * | 2021-08-23 | 2023-01-24 | 中国工程物理研究院化工材料研究所 | Multi-welding-point automatic pulse hot-pressing reflow soldering tool |
Citations (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3610612A (en) | 1969-07-30 | 1971-10-05 | Clifford H Day | Picture-framing clamp |
US3617045A (en) * | 1970-01-14 | 1971-11-02 | Motorola Inc | Vacuum-actuated chuck |
US3849857A (en) | 1973-07-05 | 1974-11-26 | M Murray | Machine element alignment positioner |
US3920295A (en) | 1973-12-20 | 1975-11-18 | Leonard A Speckin | Column mounted tool holder |
US4473455A (en) | 1981-12-21 | 1984-09-25 | At&T Bell Laboratories | Wafer holding apparatus and method |
US4703920A (en) | 1986-08-25 | 1987-11-03 | Amp Incorporated | Manufacturing method for integrated circuit chip carriers and work holder for use in the method |
US4804130A (en) | 1987-06-18 | 1989-02-14 | Mcdonnell Douglas Corporation | Chip carrier sealing and bonding fixture |
US4993895A (en) | 1990-01-08 | 1991-02-19 | Edward Nordstrom | Apparatus for retaining a tile in a secure position to prevent rotation while an opening is drilled through the tile |
US5034802A (en) | 1989-12-11 | 1991-07-23 | Hewlett-Packard Company | Mechanical simultaneous registration of multi-pin surface-mount components to sites on substrates |
US5060846A (en) | 1990-04-23 | 1991-10-29 | Motorola, Inc. | Integrated load compensation device |
US5219794A (en) * | 1991-03-14 | 1993-06-15 | Hitachi, Ltd. | Semiconductor integrated circuit device and method of fabricating same |
US5332463A (en) | 1992-01-15 | 1994-07-26 | Cray Research, Inc. | Self-aligned sealing fixture for use in assembly of microelectronic packages |
US5372296A (en) * | 1993-10-28 | 1994-12-13 | International Business Machines Corporation | Graphite lid seal fixture |
US5431331A (en) | 1994-03-15 | 1995-07-11 | Ney; Robert | Thermal resilient multiple jaw braze fixture |
US5460320A (en) | 1994-01-04 | 1995-10-24 | Texas Instruments Incorporated | Apparatus and method for flip-chip bonding |
US5563444A (en) | 1993-04-06 | 1996-10-08 | Gilles Leroux, Ds.A. | Transportable object and process of production |
US5578527A (en) | 1995-06-23 | 1996-11-26 | Industrial Technology Research Institute | Connection construction and method of manufacturing the same |
US5632434A (en) * | 1995-06-29 | 1997-05-27 | Regents Of The University Of California | Pressure activated diaphragm bonder |
US5766975A (en) * | 1995-01-09 | 1998-06-16 | Integrated Device Technology, Inc. | Packaged integrated circuit having thermal enhancement and reduced footprint size |
US5766972A (en) * | 1994-06-02 | 1998-06-16 | Mitsubishi Denki Kabushiki Kaisha | Method of making resin encapsulated semiconductor device with bump electrodes |
US5907474A (en) * | 1997-04-25 | 1999-05-25 | Advanced Micro Devices, Inc. | Low-profile heat transfer apparatus for a surface-mounted semiconductor device employing a ball grid array (BGA) device package |
US6158650A (en) * | 1997-07-09 | 2000-12-12 | Mask Technology, Inc. | Process for fine and coarse pitch solder deposits on printed circuit boards |
-
1998
- 1998-06-17 US US09/098,828 patent/US6213376B1/en not_active Expired - Fee Related
-
2000
- 2000-07-21 US US09/621,561 patent/US6279815B1/en not_active Expired - Fee Related
Patent Citations (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3610612A (en) | 1969-07-30 | 1971-10-05 | Clifford H Day | Picture-framing clamp |
US3617045A (en) * | 1970-01-14 | 1971-11-02 | Motorola Inc | Vacuum-actuated chuck |
US3849857A (en) | 1973-07-05 | 1974-11-26 | M Murray | Machine element alignment positioner |
US3920295A (en) | 1973-12-20 | 1975-11-18 | Leonard A Speckin | Column mounted tool holder |
US4473455A (en) | 1981-12-21 | 1984-09-25 | At&T Bell Laboratories | Wafer holding apparatus and method |
US4703920A (en) | 1986-08-25 | 1987-11-03 | Amp Incorporated | Manufacturing method for integrated circuit chip carriers and work holder for use in the method |
US4804130A (en) | 1987-06-18 | 1989-02-14 | Mcdonnell Douglas Corporation | Chip carrier sealing and bonding fixture |
US5034802A (en) | 1989-12-11 | 1991-07-23 | Hewlett-Packard Company | Mechanical simultaneous registration of multi-pin surface-mount components to sites on substrates |
US4993895A (en) | 1990-01-08 | 1991-02-19 | Edward Nordstrom | Apparatus for retaining a tile in a secure position to prevent rotation while an opening is drilled through the tile |
US5060846A (en) | 1990-04-23 | 1991-10-29 | Motorola, Inc. | Integrated load compensation device |
US5219794A (en) * | 1991-03-14 | 1993-06-15 | Hitachi, Ltd. | Semiconductor integrated circuit device and method of fabricating same |
US5332463A (en) | 1992-01-15 | 1994-07-26 | Cray Research, Inc. | Self-aligned sealing fixture for use in assembly of microelectronic packages |
US5563444A (en) | 1993-04-06 | 1996-10-08 | Gilles Leroux, Ds.A. | Transportable object and process of production |
US5372296A (en) * | 1993-10-28 | 1994-12-13 | International Business Machines Corporation | Graphite lid seal fixture |
US5460320A (en) | 1994-01-04 | 1995-10-24 | Texas Instruments Incorporated | Apparatus and method for flip-chip bonding |
US5431331A (en) | 1994-03-15 | 1995-07-11 | Ney; Robert | Thermal resilient multiple jaw braze fixture |
US5766972A (en) * | 1994-06-02 | 1998-06-16 | Mitsubishi Denki Kabushiki Kaisha | Method of making resin encapsulated semiconductor device with bump electrodes |
US5766975A (en) * | 1995-01-09 | 1998-06-16 | Integrated Device Technology, Inc. | Packaged integrated circuit having thermal enhancement and reduced footprint size |
US5578527A (en) | 1995-06-23 | 1996-11-26 | Industrial Technology Research Institute | Connection construction and method of manufacturing the same |
US5632434A (en) * | 1995-06-29 | 1997-05-27 | Regents Of The University Of California | Pressure activated diaphragm bonder |
US5907474A (en) * | 1997-04-25 | 1999-05-25 | Advanced Micro Devices, Inc. | Low-profile heat transfer apparatus for a surface-mounted semiconductor device employing a ball grid array (BGA) device package |
US6158650A (en) * | 1997-07-09 | 2000-12-12 | Mask Technology, Inc. | Process for fine and coarse pitch solder deposits on printed circuit boards |
Cited By (252)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6354480B2 (en) * | 2000-02-14 | 2002-03-12 | Shinko Electric Industries, Co., Ltd | Apparatus for positioning a thin plate |
US6441499B1 (en) * | 2000-08-30 | 2002-08-27 | Lsi Logic Corporation | Thin form factor flip chip ball grid array |
US20030045028A1 (en) * | 2001-09-05 | 2003-03-06 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for stress reduction in flip chip bump during flip chip mounting and underfill process steps of making a microelectronic assembly |
US7015066B2 (en) * | 2001-09-05 | 2006-03-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for stress reduction in flip chip bump during flip chip mounting and underfill process steps of making a microelectronic assembly |
US20050112844A1 (en) * | 2003-10-02 | 2005-05-26 | Yoshihide Nishiyama | Apparatus for manufacturing semiconductor devices, method of manufacturing the semiconductor devices, and semiconductor device manufactured by the apparatus and method |
US7455213B2 (en) * | 2003-10-02 | 2008-11-25 | Seiko Epson Corporation | Apparatus for manufacturing semiconductor devices, method of manufacturing the semiconductor devices, and semiconductor device manufactured by the apparatus and method |
US7005319B1 (en) * | 2004-11-19 | 2006-02-28 | International Business Machines Corporation | Global planarization of wafer scale package with precision die thickness control |
CN100370590C (en) * | 2004-11-22 | 2008-02-20 | 国际商业机器公司 | Methods to achieve precision alignment for wafer scale packages |
US8232183B2 (en) | 2007-05-04 | 2012-07-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Process and apparatus for wafer-level flip-chip assembly |
US20080274592A1 (en) * | 2007-05-04 | 2008-11-06 | Chien-Hsiun Lee | Process and apparatus for wafer-level flip-chip assembly |
US9136211B2 (en) | 2007-11-16 | 2015-09-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Protected solder ball joints in wafer level chip-scale packaging |
US8492263B2 (en) | 2007-11-16 | 2013-07-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Protected solder ball joints in wafer level chip-scale packaging |
US20090130840A1 (en) * | 2007-11-16 | 2009-05-21 | Chung Yu Wang | Protected Solder Ball Joints in Wafer Level Chip-Scale Packaging |
US20090236621A1 (en) * | 2008-03-19 | 2009-09-24 | Cree, Inc. | Low index spacer layer in LED devices |
US20090321948A1 (en) * | 2008-06-27 | 2009-12-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for stacking devices |
US8334170B2 (en) | 2008-06-27 | 2012-12-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for stacking devices |
US20110058346A1 (en) * | 2008-07-21 | 2011-03-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bonding Metallurgy for Three-Dimensional Interconnect |
US8242611B2 (en) | 2008-07-21 | 2012-08-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bonding metallurgy for three-dimensional interconnect |
US8932906B2 (en) | 2008-08-19 | 2015-01-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Through silicon via bonding structure |
US9673174B2 (en) | 2008-08-19 | 2017-06-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Through silicon via bonding structure |
US20110186967A1 (en) * | 2008-12-05 | 2011-08-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Component Stacking Using Pre-Formed Adhesive Films |
US8664749B2 (en) | 2008-12-05 | 2014-03-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Component stacking using pre-formed adhesive films |
US20100248427A1 (en) * | 2009-03-27 | 2010-09-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of handling a thin wafer |
US9117828B2 (en) | 2009-03-27 | 2015-08-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of handling a thin wafer |
US8841766B2 (en) | 2009-07-30 | 2014-09-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cu pillar bump with non-metal sidewall protection structure |
US20110233761A1 (en) * | 2009-07-30 | 2011-09-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cu pillar bump with non-metal sidewall protection structure |
US20110027944A1 (en) * | 2009-07-30 | 2011-02-03 | Taiwan Semiconductor Maufacturing Company, Ltd. | Method of forming electrical connections |
US8377816B2 (en) | 2009-07-30 | 2013-02-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming electrical connections |
US8623755B2 (en) | 2009-09-01 | 2014-01-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Self-aligned protection layer for copper post structure |
US9214428B2 (en) | 2009-09-01 | 2015-12-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Self-aligned protection layer for copper post structure |
US8324738B2 (en) | 2009-09-01 | 2012-12-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Self-aligned protection layer for copper post structure |
US8501616B2 (en) | 2009-09-01 | 2013-08-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Self-aligned protection layer for copper post structure |
US8803332B2 (en) | 2009-09-11 | 2014-08-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Delamination resistance of stacked dies in die saw |
US20110062592A1 (en) * | 2009-09-11 | 2011-03-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Delamination Resistance of Stacked Dies in Die Saw |
US8659155B2 (en) | 2009-11-05 | 2014-02-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Mechanisms for forming copper pillar bumps |
US8299616B2 (en) | 2010-01-29 | 2012-10-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | T-shaped post for semiconductor devices |
US20110186986A1 (en) * | 2010-01-29 | 2011-08-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | T-Shaped Post for Semiconductor Devices |
US10923431B2 (en) | 2010-02-05 | 2021-02-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for forming a 3D IC architecture including forming a first die on a first side of a first interconnect structure and a second die in an opening formed in a second side |
US10297550B2 (en) | 2010-02-05 | 2019-05-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3D IC architecture with interposer and interconnect structure for bonding dies |
US20110193221A1 (en) * | 2010-02-05 | 2011-08-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3DIC Architecture with Interposer for Bonding Dies |
US11854990B2 (en) | 2010-02-05 | 2023-12-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for forming a semiconductor device having TSV formed through a silicon interposer and a second silicon substrate with cavity covering a second die |
US20110193219A1 (en) * | 2010-02-09 | 2011-08-11 | Taiwan Seimconductor Manufacturing Company, Ltd. | Semiconductor device and semiconductor assembly with lead-free solder |
US8610270B2 (en) | 2010-02-09 | 2013-12-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and semiconductor assembly with lead-free solder |
US8546945B2 (en) | 2010-02-11 | 2013-10-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Pillar structure having a non-planar surface for semiconductor devices |
US8921222B2 (en) | 2010-02-11 | 2014-12-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Pillar structure having a non-planar surface for semiconductor devices |
US8803319B2 (en) | 2010-02-11 | 2014-08-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Pillar structure having a non-planar surface for semiconductor devices |
US20110210444A1 (en) * | 2010-02-26 | 2011-09-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3D Semiconductor Package Using An Interposer |
US8519537B2 (en) | 2010-02-26 | 2013-08-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3D semiconductor package interposer with die cavity |
US8865521B2 (en) | 2010-02-26 | 2014-10-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3D semiconductor package interposer with die cavity |
US9385095B2 (en) | 2010-02-26 | 2016-07-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3D semiconductor package interposer with die cavity |
US10446520B2 (en) | 2010-02-26 | 2019-10-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3D semiconductor package interposer with die cavity |
US9780072B2 (en) | 2010-02-26 | 2017-10-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3D semiconductor package interposer with die cavity |
US8378480B2 (en) | 2010-03-04 | 2013-02-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Dummy wafers in 3DIC package assemblies |
US20110215470A1 (en) * | 2010-03-04 | 2011-09-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Dummy Wafers in 3DIC Package Assemblies |
US9136167B2 (en) | 2010-03-24 | 2015-09-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of making a pillar structure having a non-metal sidewall protection structure |
US11257714B2 (en) | 2010-03-24 | 2022-02-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of making a pillar structure having a non-metal sidewall protection structure and integrated circuit including the same |
US8455995B2 (en) | 2010-04-16 | 2013-06-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | TSVs with different sizes in interposers for bonding dies |
US9287171B2 (en) | 2010-04-29 | 2016-03-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of making a conductive pillar bump with non-metal sidewall protection structure |
US8823167B2 (en) | 2010-04-29 | 2014-09-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Copper pillar bump with non-metal sidewall protection structure and method of making the same |
US8441124B2 (en) | 2010-04-29 | 2013-05-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cu pillar bump with non-metal sidewall protection structure |
US9159673B2 (en) | 2010-05-12 | 2015-10-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Forming interconnect structures using pre-ink-printed sheets |
US8716867B2 (en) | 2010-05-12 | 2014-05-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Forming interconnect structures using pre-ink-printed sheets |
US9524945B2 (en) | 2010-05-18 | 2016-12-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cu pillar bump with L-shaped non-metal sidewall protection structure |
US10163837B2 (en) | 2010-05-18 | 2018-12-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cu pillar bump with L-shaped non-metal sidewall protection structure |
US9142533B2 (en) | 2010-05-20 | 2015-09-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Substrate interconnections having different sizes |
US9773755B2 (en) | 2010-05-20 | 2017-09-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Substrate interconnections having different sizes |
US8901736B2 (en) | 2010-05-28 | 2014-12-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Strength of micro-bump joints |
US9768138B2 (en) | 2010-05-28 | 2017-09-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Improving the strength of micro-bump joints |
US9219046B2 (en) | 2010-05-28 | 2015-12-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Strength of micro-bump joints |
US9685372B2 (en) | 2010-06-02 | 2017-06-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming Cu pillar bump with non-metal sidewall spacer and metal top cap |
US9018758B2 (en) | 2010-06-02 | 2015-04-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cu pillar bump with non-metal sidewall spacer and metal top cap |
US8426961B2 (en) | 2010-06-25 | 2013-04-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Embedded 3D interposer structure |
US10497616B2 (en) | 2010-06-25 | 2019-12-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Embedded 3D interposer structure |
US10049928B2 (en) | 2010-06-25 | 2018-08-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Embedded 3D interposer structure |
US10847414B2 (en) | 2010-06-25 | 2020-11-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Embedded 3D interposer structure |
US8241963B2 (en) | 2010-07-13 | 2012-08-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Recessed pillar structure |
US8581418B2 (en) | 2010-07-21 | 2013-11-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Multi-die stacking using bumps with different sizes |
US8669174B2 (en) | 2010-07-21 | 2014-03-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Multi-die stacking using bumps with different sizes |
US8381965B2 (en) * | 2010-07-22 | 2013-02-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Thermal compress bonding |
US8556158B2 (en) | 2010-07-22 | 2013-10-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Thermal compress bonding |
US8629568B2 (en) | 2010-07-30 | 2014-01-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device cover mark |
US8540506B2 (en) | 2010-08-16 | 2013-09-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor molding chamber |
US9023266B2 (en) | 2010-08-16 | 2015-05-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor molding chamber |
US8581401B2 (en) | 2010-08-19 | 2013-11-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Mechanisms for forming copper pillar bumps using patterned anodes |
US8546254B2 (en) | 2010-08-19 | 2013-10-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Mechanisms for forming copper pillar bumps using patterned anodes |
US8317077B2 (en) | 2010-09-01 | 2012-11-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Thermal compressive bonding with separate die-attach and reflow processes |
US8104666B1 (en) | 2010-09-01 | 2012-01-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Thermal compressive bonding with separate die-attach and reflow processes |
US9343436B2 (en) | 2010-09-09 | 2016-05-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Stacked package and method of manufacturing the same |
US10014273B2 (en) * | 2010-09-22 | 2018-07-03 | International Business Machines Corporation | Fixture to constrain laminate and method of assembly |
US20160329297A1 (en) * | 2010-09-22 | 2016-11-10 | International Business Machines Corporation | Fixture to constrain laminate and method of assembly |
US8177862B2 (en) | 2010-10-08 | 2012-05-15 | Taiwan Semiconductor Manufacturing Co., Ltd | Thermal compressive bond head |
US8319349B2 (en) | 2010-10-14 | 2012-11-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Approach for bonding dies onto interposers |
US8759150B2 (en) | 2010-10-14 | 2014-06-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Approach for bonding dies onto interposers |
US9299682B2 (en) | 2010-10-14 | 2016-03-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging methods for semiconductor devices |
US9064879B2 (en) | 2010-10-14 | 2015-06-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging methods and structures using a die attach film |
US9618572B2 (en) | 2011-02-11 | 2017-04-11 | Taiwan Semiconductor Manufacturing Co., Ltd. | Testing of semiconductor chips with microbumps |
US10663512B2 (en) | 2011-02-11 | 2020-05-26 | Taiwan Semiconductor Manufacturing Co., Ltd. | Testing of semiconductor chips with microbumps |
US10175294B2 (en) | 2011-02-11 | 2019-01-08 | Taiwan Semiconductor Manufacturing Co., Ltd. | Testing of semiconductor chips with microbumps |
US11169207B2 (en) | 2011-02-11 | 2021-11-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Testing of semiconductor chips with microbumps |
US9372206B2 (en) | 2011-02-11 | 2016-06-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | Testing of semiconductor chips with microbumps |
US8797057B2 (en) | 2011-02-11 | 2014-08-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Testing of semiconductor chips with microbumps |
US9116203B2 (en) | 2011-02-11 | 2015-08-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Testing of semiconductor chips with microbumps |
US8901735B2 (en) | 2011-05-30 | 2014-12-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Connector design for packaging integrated circuits |
US9508666B2 (en) | 2011-05-30 | 2016-11-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging structures and methods with a metal pillar |
US8610285B2 (en) | 2011-05-30 | 2013-12-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3D IC packaging structures and methods with a metal pillar |
US8664760B2 (en) | 2011-05-30 | 2014-03-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Connector design for packaging integrated circuits |
US8946893B2 (en) | 2011-07-05 | 2015-02-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Apparatus for dicing interposer assembly |
US10269731B2 (en) | 2011-07-05 | 2019-04-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Apparatus for dicing interposer assembly |
US8476770B2 (en) | 2011-07-07 | 2013-07-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Apparatus and methods for forming through vias |
US8685798B2 (en) | 2011-07-07 | 2014-04-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods for forming through vias |
US8647796B2 (en) | 2011-07-27 | 2014-02-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Photoactive compound gradient photoresist |
US9859206B2 (en) | 2011-07-27 | 2018-01-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Photoactive compound gradient photoresist |
US8754514B2 (en) | 2011-08-10 | 2014-06-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Multi-chip wafer level package |
US9679882B2 (en) | 2011-08-10 | 2017-06-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of multi-chip wafer level packaging |
US11205579B2 (en) | 2011-08-11 | 2021-12-21 | Taiwan Seminconductor Manufacturing Company, Ltd. | Molding wafer chamber |
US9679783B2 (en) | 2011-08-11 | 2017-06-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Molding wafer chamber |
US8557684B2 (en) | 2011-08-23 | 2013-10-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Three-dimensional integrated circuit (3DIC) formation process |
US8749077B2 (en) | 2011-08-23 | 2014-06-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Three-dimensional integrated circuit (3DIC) |
US9293369B2 (en) | 2011-08-23 | 2016-03-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Three-dimensional integrated circuit (3DIC) |
US8963334B2 (en) | 2011-08-30 | 2015-02-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Die-to-die gap control for semiconductor structure and method |
US10157879B2 (en) | 2011-08-30 | 2018-12-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Die-to-die gap control for semiconductor structure and method |
US9418876B2 (en) | 2011-09-02 | 2016-08-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of three dimensional integrated circuit assembly |
US9390060B2 (en) | 2011-09-02 | 2016-07-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging methods, material dispensing methods and apparatuses, and automated measurement systems |
US9859181B2 (en) | 2011-09-02 | 2018-01-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Underfill dispensing in 3D IC using metrology |
US8531032B2 (en) | 2011-09-02 | 2013-09-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Thermally enhanced structure for multi-chip device |
US9530715B2 (en) | 2011-09-02 | 2016-12-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Thermally enhanced structure for multi-chip device |
US9530761B2 (en) | 2011-09-02 | 2016-12-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package systems including passive electrical components |
US9136143B2 (en) | 2011-09-02 | 2015-09-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Thermally enhanced structure for multi-chip device |
US9660532B2 (en) | 2011-09-02 | 2017-05-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package systems including passive electrical components |
US9245773B2 (en) | 2011-09-02 | 2016-01-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device packaging methods and structures thereof |
US8580683B2 (en) | 2011-09-27 | 2013-11-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Apparatus and methods for molding die on wafer interposers |
US9337096B2 (en) | 2011-09-27 | 2016-05-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Apparatus and methods for molding die on wafer interposers |
US9219016B2 (en) | 2011-09-28 | 2015-12-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Structure design for 3DIC testing |
US11183473B2 (en) | 2011-10-11 | 2021-11-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated circuit structure having dies with connectors of different sizes |
US10475759B2 (en) | 2011-10-11 | 2019-11-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated circuit structure having dies with connectors of different sizes |
US8878182B2 (en) | 2011-10-12 | 2014-11-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Probe pad design for 3DIC package yield analysis |
US8518753B2 (en) | 2011-11-15 | 2013-08-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Assembly method for three dimensional integrated circuit |
US9312149B2 (en) | 2011-11-16 | 2016-04-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for forming chip-on-wafer assembly |
US8772929B2 (en) | 2011-11-16 | 2014-07-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package for three dimensional integrated circuit |
US8759118B2 (en) | 2011-11-16 | 2014-06-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Plating process and structure |
US9337063B2 (en) | 2011-11-16 | 2016-05-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package for three dimensional integrated circuit |
US8779599B2 (en) | 2011-11-16 | 2014-07-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packages including active dies and dummy dies and methods for forming the same |
US8629043B2 (en) | 2011-11-16 | 2014-01-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods for de-bonding carriers |
US9837370B2 (en) | 2011-11-29 | 2017-12-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bump structures for multi-chip packaging |
US9443814B2 (en) | 2011-11-29 | 2016-09-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bump structures for multi-chip packaging |
US8779588B2 (en) | 2011-11-29 | 2014-07-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bump structures for multi-chip packaging |
US8643148B2 (en) | 2011-11-30 | 2014-02-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Chip-on-Wafer structures and methods for forming the same |
US8962481B2 (en) | 2011-11-30 | 2015-02-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Chip-on-wafer structures and methods for forming the same |
US9318455B2 (en) | 2011-11-30 | 2016-04-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming a plurality of bumps on a substrate and method of forming a chip package |
US9123643B2 (en) | 2011-11-30 | 2015-09-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Chip-on-wafer structures and methods for forming the same |
US8653658B2 (en) | 2011-11-30 | 2014-02-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Planarized bumps for underfill control |
US8557631B2 (en) | 2011-12-01 | 2013-10-15 | Taiwan Semiconductor Manufacturing Co., Ltd. | Interposer wafer bonding method and apparatus |
US8846524B2 (en) | 2011-12-02 | 2014-09-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Plating process |
US8536573B2 (en) | 2011-12-02 | 2013-09-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Plating process and structure |
US8558229B2 (en) | 2011-12-07 | 2013-10-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Passivation layer for packaged chip |
US9570366B2 (en) | 2011-12-07 | 2017-02-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Passivation layer for packaged chip |
US8871568B2 (en) | 2012-01-06 | 2014-10-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packages and method of forming the same |
US11387205B2 (en) | 2012-01-09 | 2022-07-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor die connection system and method |
US10510701B2 (en) | 2012-01-09 | 2019-12-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor die connection system and method |
US9520340B2 (en) | 2012-01-09 | 2016-12-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor die connection system and method |
US8518796B2 (en) | 2012-01-09 | 2013-08-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor die connection system and method |
US9153540B2 (en) | 2012-01-09 | 2015-10-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor die connection system and method |
US11855029B2 (en) | 2012-01-09 | 2023-12-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor die connection system and method |
US8691706B2 (en) | 2012-01-12 | 2014-04-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Reducing substrate warpage in semiconductor processing |
US11631654B2 (en) | 2012-01-23 | 2023-04-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Sawing underfill in packaging processes |
US11637086B2 (en) | 2012-01-23 | 2023-04-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Sawing underfill in packaging processes |
US10840215B2 (en) | 2012-01-23 | 2020-11-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Sawing underfill in packaging processes |
US9620430B2 (en) | 2012-01-23 | 2017-04-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Sawing underfill in packaging processes |
US8698308B2 (en) | 2012-01-31 | 2014-04-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bump structural designs to minimize package defects |
US9711475B2 (en) | 2012-01-31 | 2017-07-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bump structural designs to minimize package defects |
US9159589B2 (en) | 2012-01-31 | 2015-10-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bump structural designs to minimize package defects |
US8936966B2 (en) | 2012-02-08 | 2015-01-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging methods for semiconductor devices |
US9406500B2 (en) | 2012-02-08 | 2016-08-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Flux residue cleaning system and method |
US10170295B2 (en) | 2012-02-08 | 2019-01-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Flux residue cleaning system and method |
US11257767B2 (en) | 2012-02-09 | 2022-02-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect crack arrestor structure and methods |
US9230932B2 (en) | 2012-02-09 | 2016-01-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect crack arrestor structure and methods |
US10340226B2 (en) | 2012-02-09 | 2019-07-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect crack arrestor structure and methods |
US8975183B2 (en) | 2012-02-10 | 2015-03-10 | Taiwan Semiconductor Manufacturing Co., Ltd. | Process for forming semiconductor structure |
US8900922B2 (en) | 2012-02-16 | 2014-12-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fine-pitch package-on-package structures and methods for forming the same |
US8816495B2 (en) | 2012-02-16 | 2014-08-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Structures and formation methods of packages with heat sinks |
US11935866B2 (en) | 2012-02-23 | 2024-03-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device having reduced bump height variation |
US9646942B2 (en) | 2012-02-23 | 2017-05-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Mechanisms for controlling bump height variation |
US10741520B2 (en) | 2012-02-23 | 2020-08-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of controlling bump height variation |
US8953336B2 (en) | 2012-03-06 | 2015-02-10 | Taiwan Semiconductor Manufacturing Co., Ltd. | Surface metal wiring structure for an IC substrate |
US8962392B2 (en) | 2012-03-13 | 2015-02-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Underfill curing method using carrier |
US9006004B2 (en) | 2012-03-23 | 2015-04-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Probing chips during package formation |
US9583461B2 (en) | 2012-03-23 | 2017-02-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Probing chips during package formation |
US9391000B2 (en) | 2012-04-11 | 2016-07-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods for forming silicon-based hermetic thermal solutions |
US9034695B2 (en) | 2012-04-11 | 2015-05-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated thermal solutions for packaging integrated circuits |
US9646923B2 (en) | 2012-04-17 | 2017-05-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor devices, methods of manufacture thereof, and packaged semiconductor devices |
US10056345B2 (en) | 2012-04-17 | 2018-08-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Conical-shaped or tier-shaped pillar connections |
US9425136B2 (en) | 2012-04-17 | 2016-08-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Conical-shaped or tier-shaped pillar connections |
US11315896B2 (en) | 2012-04-17 | 2022-04-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Conical-shaped or tier-shaped pillar connections |
US10153243B2 (en) | 2012-04-17 | 2018-12-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor devices, methods of manufacture thereof, and packaged semiconductor devices |
US9299674B2 (en) | 2012-04-18 | 2016-03-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bump-on-trace interconnect |
US10510710B2 (en) | 2012-04-18 | 2019-12-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bump-on-trace interconnect |
US9991224B2 (en) | 2012-04-18 | 2018-06-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bump-on-trace interconnect having varying widths and methods of forming same |
US11682651B2 (en) | 2012-04-18 | 2023-06-20 | Taiwan Semiconductor Manufacturing Company | Bump-on-trace interconnect |
US10847493B2 (en) | 2012-04-18 | 2020-11-24 | Taiwan Semiconductor Manufacturing, Ltd. | Bump-on-trace interconnect |
US8741691B2 (en) | 2012-04-20 | 2014-06-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of fabricating three dimensional integrated circuit |
US10453815B2 (en) | 2012-04-20 | 2019-10-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods and apparatus for solder connections |
US9761513B2 (en) | 2012-04-20 | 2017-09-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of fabricating three dimensional integrated circuit |
US10020282B2 (en) * | 2012-04-27 | 2018-07-10 | Nissan Motor Co., Ltd. | Method for manufacturing semiconductor device, heat insulating load jig, and method for setting up heat insulating load jig |
US20150041525A1 (en) * | 2012-04-27 | 2015-02-12 | Nissan Motor Co., Ltd. | Method for manufacturing semiconductor device, heat insulating load jig, and method for setting up heat insulating load jig |
US9576830B2 (en) | 2012-05-18 | 2017-02-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and apparatus for adjusting wafer warpage |
US9583365B2 (en) | 2012-05-25 | 2017-02-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming interconnects for three dimensional integrated circuit |
US10052705B2 (en) | 2012-08-30 | 2018-08-21 | Universal Instruments Corporation | 3D TSV assembly method for mass reflow |
WO2014036257A1 (en) * | 2012-08-30 | 2014-03-06 | Universal Instruments Corporation | 3d tsv assembly method for mass reflow |
US8970035B2 (en) | 2012-08-31 | 2015-03-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bump structures for semiconductor package |
US9355977B2 (en) | 2012-08-31 | 2016-05-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bump structures for semiconductor package |
US9508668B2 (en) | 2012-09-18 | 2016-11-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Conductive contacts having varying widths and method of manufacturing same |
US11043462B2 (en) | 2012-09-18 | 2021-06-22 | Taiwan Semiconductor Manufacturing Company | Solderless interconnection structure and method of forming same |
US10319691B2 (en) | 2012-09-18 | 2019-06-11 | Taiwan Semiconductor Manufacturing Company | Solderless interconnection structure and method of forming same |
US9105530B2 (en) | 2012-09-18 | 2015-08-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Conductive contacts having varying widths and method of manufacturing same |
US9496233B2 (en) | 2012-09-18 | 2016-11-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnection structure and method of forming same |
US9111817B2 (en) | 2012-09-18 | 2015-08-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bump structure and method of forming same |
US10008459B2 (en) | 2012-09-18 | 2018-06-26 | Taiwan Semiconductor Manufacturing Company | Structures having a tapering curved profile and methods of making same |
US9966346B2 (en) | 2012-09-18 | 2018-05-08 | Taiwan Semiconductor Manufacturing Company | Bump structure and method of forming same |
US9953939B2 (en) | 2012-09-18 | 2018-04-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Conductive contacts having varying widths and method of manufacturing same |
US8628990B1 (en) | 2012-09-27 | 2014-01-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Image device and methods of forming the same |
US11488878B2 (en) | 2013-03-15 | 2022-11-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging mechanisms for dies with different sizes of connectors |
US10879228B2 (en) | 2013-03-15 | 2020-12-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging mechanisms for dies with different sizes of connectors |
US10629580B2 (en) | 2013-03-15 | 2020-04-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging mechanisms for dies with different sizes of connectors |
US9646894B2 (en) | 2013-03-15 | 2017-05-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging mechanisms for dies with different sizes of connectors |
US9070644B2 (en) | 2013-03-15 | 2015-06-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging mechanisms for dies with different sizes of connectors |
US9761503B2 (en) | 2013-03-15 | 2017-09-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging mechanisms for dies with different sizes of connectors |
US9911725B2 (en) | 2013-03-15 | 2018-03-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging mechanisms for dies with different sizes of connectors |
US10361181B2 (en) | 2013-03-15 | 2019-07-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging mechanisms for dies with different sizes of connectors |
US10354931B2 (en) | 2013-03-15 | 2019-07-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging mechanisms for dies with different sizes of connectors |
US10964610B2 (en) | 2013-03-15 | 2021-03-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging mechanisms for dies with different sizes of connectors |
EP2879223A4 (en) * | 2013-09-27 | 2016-01-06 | Lg Chemical Ltd | Stack apparatus and stack method of unit for secondary battery |
CN104718654B (en) * | 2013-09-27 | 2017-03-08 | 株式会社Lg化学 | The stacked laminator of secondary cell monomer and laminating method |
CN104718654A (en) * | 2013-09-27 | 2015-06-17 | 株式会社Lg化学 | Stack apparatus and stack method of unit for secondary battery |
US20150090389A1 (en) * | 2013-09-27 | 2015-04-02 | Lg Chem, Ltd. | Device and method for stacking units for secondary battery |
JP2015531988A (en) * | 2013-09-27 | 2015-11-05 | エルジー・ケム・リミテッド | Unit body laminating apparatus and laminating method for secondary battery |
US9160028B2 (en) * | 2013-09-27 | 2015-10-13 | Lg Chem, Ltd. | Device and method for stacking units for secondary battery |
TWI501442B (en) * | 2013-09-27 | 2015-09-21 | Lg Chemical Ltd | Device and method for stacking units for secondary battery |
US9935090B2 (en) | 2014-02-14 | 2018-04-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Substrate design for semiconductor packages and method of forming same |
US9653443B2 (en) | 2014-02-14 | 2017-05-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Thermal performance structure for semiconductor packages and method of forming same |
US10714359B2 (en) | 2014-02-14 | 2020-07-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Substrate design for semiconductor packages and method of forming same |
US11158614B2 (en) | 2014-02-14 | 2021-10-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Thermal performance structure for semiconductor packages and method of forming same |
US9768090B2 (en) | 2014-02-14 | 2017-09-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Substrate design for semiconductor packages and method of forming same |
US10867949B2 (en) | 2014-02-14 | 2020-12-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Substrate design for semiconductor packages and method of forming same |
US10026671B2 (en) | 2014-02-14 | 2018-07-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Substrate design for semiconductor packages and method of forming same |
US10056267B2 (en) | 2014-02-14 | 2018-08-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Substrate design for semiconductor packages and method of forming same |
US9859267B2 (en) | 2015-02-13 | 2018-01-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package structures and methods of forming the same |
US9564416B2 (en) | 2015-02-13 | 2017-02-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package structures and methods of forming the same |
US9613931B2 (en) | 2015-04-30 | 2017-04-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fan-out stacked system in package (SIP) having dummy dies and methods of making the same |
US11363725B2 (en) | 2017-11-02 | 2022-06-14 | Universal Instruments Corporation | Fixture to hold part before and after reflow, and method |
CN110517955B (en) * | 2019-08-29 | 2021-05-14 | 长春长光圆辰微电子技术有限公司 | Method for mixing and integrating heterogeneous materials with different sizes |
CN110517955A (en) * | 2019-08-29 | 2019-11-29 | 长春长光圆辰微电子技术有限公司 | A kind of method of difference size dissimilar materials hybrid integrated |
US11961810B2 (en) | 2021-06-21 | 2024-04-16 | Taiwan Semiconductor Manufacturing Company | Solderless interconnection structure and method of forming same |
Also Published As
Publication number | Publication date |
---|---|
US6213376B1 (en) | 2001-04-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6279815B1 (en) | Stacked chip process carrier | |
US5632434A (en) | Pressure activated diaphragm bonder | |
US3859723A (en) | Bonding method for multiple chip arrays | |
US3869787A (en) | Method for precisely aligning circuit devices coarsely positioned on a substrate | |
US6444492B1 (en) | Semiconductor device mounting jig and method of mounting semiconductor device | |
US20020119596A1 (en) | Semiconductor device including edge bond pads and methods | |
US5561328A (en) | Photo-definable template for semiconductor chip alignment | |
US20020070438A1 (en) | Multi-chip stack and method of fabrication utilizing self-aligning electrical contact array | |
JP2009110995A (en) | Three-dimensional packaging method and apparatus | |
EP0490125B1 (en) | Method of mounting semiconductor elements | |
EP0852395A3 (en) | Method of multiplexed joining of solder bumps to a substrate during assembly of an integrated circuit package | |
US6050476A (en) | Reworkable microelectronic multi-chip module | |
US6399420B2 (en) | Ultra high density integrated circuit BLP stack and method for fabricating the same | |
JP3351395B2 (en) | Flip chip forming method using chip tray | |
CN100426481C (en) | Semiconductor device and method of manufacturing the device | |
US5260514A (en) | Wire bonder and vacuum pedestal workholder for same | |
KR0135214B1 (en) | Integrated circuit test apparatus | |
US6168971B1 (en) | Method of assembling thin film jumper connectors to a substrate | |
JP3257011B2 (en) | Method of assembling semiconductor device | |
US20030160320A1 (en) | High heat dissipation micro-packaging body for semiconductor chip | |
JPH02122556A (en) | Method of mounting semiconductor device | |
US7485493B2 (en) | Singulating surface-mountable semiconductor devices and fitting external contacts to said devices | |
US20210351043A1 (en) | Method and Apparatus of Processor Wafer Bonding for Wafer-Scale Integrated Supercomputer | |
US20230223289A1 (en) | Self-aligning tip | |
JPH05166811A (en) | Solder bump formation method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
CC | Certificate of correction | ||
FPAY | Fee payment |
Year of fee payment: 4 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20090828 |