|Publication number||US6259635 B1|
|Application number||US 09/491,476|
|Publication date||10 Jul 2001|
|Filing date||19 Jan 2000|
|Priority date||19 Jan 1999|
|Publication number||09491476, 491476, US 6259635 B1, US 6259635B1, US-B1-6259635, US6259635 B1, US6259635B1|
|Inventors||Osama Khouri, Rino Micheloni, Ilaria Motta, Andrea Sacco, Guido Torelli|
|Original Assignee||Stmicroelectronics S.R.L.|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (6), Referenced by (85), Classifications (19), Legal Events (9)|
|External Links: USPTO, USPTO Assignment, Espacenet|
The present invention refers to the field of semiconductor memories, particularly of non-volatile type memories. More specifically, the invention concerns a circuit for the regulation of the word line voltage during the step of reading of a non-volatile memory, particularly but not exclusively a multilevel non-volatile memory (that is a memory whose cells are programmable to one of more levels of threshold voltage, and that are therefore capable to store more than one bit per single cell), for instance a multilevel non-volatile memory integrated in a device with a single supply voltage.
As known, for the reading of multilevel non-volatile memories it is necessary to provide the addressed word line of the matrix of memory cells with a stable and accurate voltage, with the aim of guaranteeing optimal conditions for the reading operation. In multilevel memories the difference between the values of memory cell threshold voltage corresponding to the different logical states that are memorizable in the same cell is reduced with respect to the case of traditional cells of a non-volatile memory with two programming levels that can memorize one bit only.
It results that the reading voltage for the word lines addressed in turn must be supplied through a voltage regulator, as shown in FIG. 1, where there is a voltage regulator 1 supplied with a voltage Vsup that is generally different from the memory supply voltage VDD. A row decoding circuit 2 decodes word line addresses Ai whose logic levels “0” and “1” correspond to the ground voltage and to the memory supply voltage VDD. A voltage elevator (high switch) circuit 3 increases the value of voltage corresponding to the logical state “1” from VDD to a higher value VR. A final driving stage 4 for a respective word line (word line driver) is supplied with the voltage Vreg provided by the regulator 1. CR represents the global capacitive load connected with the output of the regulator 1 when no word line is selected.
In multilevel memories the voltage Vsup is typically higher than the memory supply voltage VDD, which in the devices of the current generation has a nominal value of 3 V. The more commonly adopted technique for the generation of voltages higher than VDD inside a MOS technology integrated circuit is the utilization of voltage multiplication circuits with a charge pump. Circuits of this type are capable of providing the required values of voltage, but they generally have limited ability to deliver output current; and when they are started (for instance when the integrated circuit is turned on or when returning from a condition of disabling (“power down”) or of quiescence (“stand-by”), in which the circuit is turned off with the purpose of obtaining a saving in power consumption) they require of a certain time in order to bring the output voltage from the initial zero value to the desired value, and this time is greater the higher the capacitance value of the same circuit output charge.
The elevator circuit 3 can be for instance made up of a pull-up P-channel MOS transistor connected between the inlet of the word line driver 4 and the supply line Vreg of the same driver 4 and with the gate electrode grounded. Other known techniques can be used for this purpose.
The enabling of a specific word line of memory cells takes place when the address of the location of memory to be read changes, in the example herein shown the word line address signals Ai, or in any case when an opportune signal is provided that indicates that one (or more) determined word line must be selected and activated. The decoder 2 generates output logic signals that are suitable to select the desired word line through the final stages 4. Each final stage 4 is essentially made up of a CMOS inverter.
FIG. 2 schematically illustrates a circuit that can typically be utilized for the voltage regulator 1 of FIG. 1. The voltage regulator is substantially made up of a loop comprising an operational amplifier A connected in negative feedback through two resistors R1, R2, which provides an output voltage Vreg with nominal value equal to VR. The operational amplifier A receives a fixed reference voltage VBG on the non-inverting terminal. If the gain of the operational amplifier is sufficiently high, ignoring non-idealities as the offset voltages, the output voltage of the regulator 1 is equal to:
In an integrated circuit the ratio between the resistances of the two resistors R1 and R2 can be realized with a very high degree of precision, still neglecting non-ideal effects, so that the accuracy of the value of the generated voltage Vreg substantially depends on the accuracy of the value of the reference voltage VBG. The latter can be obtained in a known way by means of a generator of “band-gap” reference voltage that generates a very accurate voltage and that is provided with good stability even with variable parameters such as supply voltage and temperature.
The single word line is perceived by the regulator 1 as a capacitive load CW (more precisely, the word line is a distributed RC load), since the word line does not determine an absorption of direct current, but it has non-negligible stray capacitance, substantially connected between said word line and ground, or between the word line and other nodes (for descriptive simplicity the global stray capacitance CW can however be considered to be connected between the word line and the ground).
When a determined word line of the memory matrix (array) is not being addressed, it is grounded, and therefore the capacitance CW associated with it is discharged.
When the word line is addressed, its voltage must be brought by the respective driver 4 to the value required for the correct execution of the reading operation, a value that will be indicated by VR. More precisely, for a correct execution of the reading operation the voltage of the word line must be comprised within a determined interval around the value VR. When the word line is selected, it is connected with the output of the voltage regulator 1 by the driver 4. The voltage Vreg supplied by the regulator, that in static conditions is ideally equal to VR, undergoes a decrement. The decrement is due to a phenomenon of “charge sharing” between the total load capacitance CR connected with the output of the regulator when no word line is selected, and the capacitance CW of the word line. Whenever for reasons of memory architecture more word lines are selected simultaneously, then the load that is connected to the output of the voltage regulator (and that will give rise to the phenomenon of charge sharing) will consist of the total capacitive load of all the word lines that have simultaneously been selected. Hereinafter, the symbol CW will refer to the total load that is connected with the output of the regulator.
The decrement in the output voltage of the voltage regulator is very quick, as the phenomenon of charge sharing is very fast, and it can be excessive in the sense that the value of the voltage Vreg goes out of the interval required for the correct execution of the reading operation. The recovery of the voltage Vreg, that is the recovery of the output voltage of the regulator within the interval that allows execution of an optimal reading, must be sufficiently fast, so that the time of access of the memory is not degraded and, above all, no erroneous reading occur.
Purely as an example, considering the case of EEPROM Flash memories in sub-micrometric technology that are organized in memory sectors with appropriate size, the values involved are reasonably the following:
where ΔVmax indicates the maximum error allowed for the voltage Vreg during the reading step; in other words, the recovery of the voltage Vreg after the selection of the new word line (or word lines) is considered to be obtained when the voltage Vreg is brought back to a value within 50 mV of the value in regime conditions of Vreg, that is VR, and it remains within 50 mV around this value afterwards.
The stray capacitance CR connected with the output of the voltage regulator (100 pF in the example reported herein) is very remarkable. Such capacitance is due to the components that are physically necessary in order to realize the word line decoding. In fact, the voltage regulator supplies the final stages of the word line decoding circuit. Therefore, it is not possible to reduce such stray capacitance in a substantial way. The presence of a high stray capacitive load slows down the operation of the voltage regulator. In particular, there will be a considerable slowness in the recovery of the output voltage Vreg in the above-mentioned case of decrement in the Vreg due to charge sharing following the selection of a word line that was previously grounded.
Considering the sample values reported above, it is possible to calculate the requirement in terms of current from the voltage regulator upon the selection of a word line. The charge required by the capacitance CW in coincidence with the selection of the word line is equal to:
If we take as an objective a recovery time of 20 ns, the current that the regulator must deliver in the case of maximum efficiency (no loss), and assuming a delivery with current constant through time, is equal to 715 μA. The real current requirement might in practice be higher because of non-ideal effects that decrease the general efficiency of the circuit.
When the reading of a determined word line is enabled, this must be charged at the voltage VR. The charge initially stored in the capacitance CR is shared by charge sharing with the stray capacitance CW of the selected word line. As a consequence of the phenomenon of charge sharing, the voltage at the output of the regulator 1 is:
Therefore a voltage drop will be determined at the output of the voltage regulator 1 that will ideally be equal to:
With the exemplification values herein provided, the result will be ΔVR≅200 mV, that is higher than the maximum allowed value ΔVmax of 50 mV. Therefore, in the presence of high total capacitive loads at the output of the regulator 1, the recovery of the Voltage Vreg can be excessively slow, since the gain-bandwidth product of the amplification structure is obviously limited.
The present invention provides a circuit for the regulation of the word line reading voltage that guarantees a fast recovery of the regulated voltage Vreg when one (or more) new word line is selected.
An embodiment of the present invention is directed to a circuit for the regulation of the word line voltage in a memory, comprising a voltage regulator suitable to generate an output regulated voltage to be supplied to one or more word lines of the memory when said one or more word lines are being selected. The circuit includes boosting means that are coupleable to the output of said voltage regulator and that can be activated upon the selection of said one or more memory word lines in order to boost said regulated voltage upon the selection of said one or more memory word lines.
The characteristics and the advantages of the present invention will be made more evident by the following detailed description of two embodiments thereof that are illustrated as non limiting examples in the enclosed drawings, in which:
FIG. 1 schematically shows a circuit for the selection of word lines with a word line voltage regulator according to the known technique;
FIG. 2 schematically shows the voltage regulator circuit of FIG. 1;
FIG. 3 schematically shows a circuit according to a first embodiment of the present invention;
FIG. 4 schematically shows the circuit of FIG. 3, complete with control elements;
FIG. 5 schematically shows a circuit according to a second embodiment of the present invention;
With reference to FIG. 3, there is shown a circuit according to a first embodiment of the present invention. In the figure, the same elements that are already present in the known circuit of FIG. 1 are referred to by the same reference numbers. In addition to the known circuit, the circuit of FIG. 3 comprises a capacitor CB connected between the output Vreg of the regulator 1 and a node VBOT. The node VBOT is in turn connected with the output of an inverter INVB that is supplied with a voltage VB. The inverter INVB is driven by a digital signal SB, normally with a logic level “1” (the latter has a voltage equal to VDD if VB is equal or lower than VDD, as it is preferable for a more efficient embodiment of the present solution, as shown hereinafter; if VB is higher than VDD, the logic value “1” will have a voltage equal to VB) and that is brought to a logic level “0” (ground) when a new word line is selected, in order to determine a capacitive boosting effect.
The circuit is sized in order to meet the following equation:
When operating, before a new word line is selected, the capacitor CB, is precharged to the voltage VR by the voltage regulator; the lower plate of the capacitor CB, that is the node VBOT, is in fact maintained grounded, since signal SB has a logic level “1”.
When, as a consequence of the addressing of the memory, a new word line must be selected, and therefore it is necessary to connect the selected word line (or word lines) with the relative capacitance CW associated with it to the line Vreg, the signal SB is brought to the logic level “0”, so that the output of the inverter INVB brings the lower plate of the capacitor CB to voltage VB which supplies the inverter INVB.
Once the transient is over, assuming that the voltage regulator 1 does not intervene (as it can occur, at least ideally, as shown hereinafter), on the line Vreg there will be the following charge balance:
from which, since CW×VB=CW×VR, we have:
(C B +C R +C W)×V R=(C B +C R +C W)×V FIN
that is VFIN=VR
In the previous relationships, VFIN is the value of the voltage Vreg at the end of the transient, and QIN and QFIN are the values of the charge in the capacitance system (CB, CW, CR) respectively at the beginning and at the end of the transient.
Substantially, the voltage on the line Vreg remains the same before and after the selection of the word line: the charge CB×Vb is transferred from the capacitor CB to the capacitance CW of the selected word line, and said charge transfer does not involve, at least ideally, the capacitance CR that is as a result charged with the same voltage VR at the beginning and at the end of the operation. This allows a very rapid settlement of the voltage on the selected word line, ideally without the need of an action by the voltage regulator 1.
The quantity of charge CB×VB must ideally be equal to CW×VR. In order to guarantee that the voltage VB is accurate, it can be generated in a known way by means of a circuit of regulation utilizing a “band-gap” type reference voltage.
The voltage VB can be lower than the supply voltage VDD, and therefore can for instance be generated by means of a voltage regulator starting from the supply voltage VDD without having to request any current to the voltage generator Vsup. That is particularly advantageous when the voltage Vsup is obtained by means of a voltage multiplier based on the charge pump approach.
The capacitance value of the boosting capacitor VB will be higher as the lower is the value of the voltage VB. It is therefore necessary to make a compromise between the values VB and CB, so as to meet the relationship CB×VB=CW×VR.
The driving signal SB of the inverter INVB can for instance be obtained by means of a chain in which the path of the same signal SB is in an appropriate relationship with the signals that, starting from the word line address signals Ai, generate the signals ACT* that drive the drivers of the word lines 4. This, with the purpose of guaranteeing an adequate time relationship between the switching edge “1”→“0” of the signal SB, that determines the effect of capacitive boosting, and switching edge “1”→“0” of the signal ACT* that determines the connection of the new selected word line to the line Vreg. FIG. 4 shows a circuit scheme of principle suitable to achieve the aforesaid time relationship. In such figure, the elements identical to those of FIG. 3 are referred to by means of the same reference numbers. In order to obtain the desired time relationship between the signal SB and the signal ACT*, the signal SB is generated starting from the same word line address signals Ai, through a “fictitious” (“dummy”) decoding circuit 5 that is substantially identical to the real decoding circuit 2.
After the reading of the addressed memory cells has correctly been carried out, thus after the datum memorized in them has been read, the signal SB gets back to the logic level “1” and the lower plate of the capacitor CB is grounded again, so as to allow the capacitor CB to be recharged to the voltage VR. For such purpose it will be possible to advantageously use an “end of reading” signal that could already be present for other purposes in the memory, and that will condition the return of the signal SB to the logic level “1”.
If the new access to the memory, that is the new request of reading, involves a memory word belonging to the same word line that is already currently addressed, if the word line is already selected and therefore the relative capacitance CW is already charged to the voltage VR, it will not be necessary to activate the capacitance boosting circuitry; in this way it will be possible to prevent modifying the voltage present on the line Vreg. For this purpose it will be sufficient to inhibit the switching “1”→“0” of the signal SB that drives the inverter INYB.
The charge requested to the voltage regulator 1 upon the selection of a new word line is ideally zero, since the charge necessary to bring the word line, and therefore to charge the capacitance CW, to the voltage VR is supplied by the capacitor CB. In practice, there will obviously be a loss in efficiency, due for instance to the intervention of the voltage regulator 1 and to the presence of stray capacities. When it is necessary to recharge the capacitor CB to the voltage VR, the necessary charge is however requested to the voltage regulator 1. The node VBOT is in fact brought back to ground and the voltage on the line Vreg undergoes a decrement that must be recovered before a new reading of the memory can be performed. The time available for the charging of the capacitor CB is however higher than the time necessary for the settling of the voltage on the word line upon the selection of the same. For the recharging of the capacitor CB it is in fact possible to devote, at least ideally, all the time between the instant in which the operation of reading of the memory cells currently addressed is over and the instant in which, after the start of a new reading of the memory, it is necessary to carry out the capacitive boosting through the capacitor CB. The structure therefore demonstrates to be advantageous.
FIG. 5 schematically shows a second embodiment of the present invention. In this figure too, the elements common to the structures of the previous figures are referred to by same reference numbers. The circuit of FIG. 5 does not show the drawback connected with the charging of the capacitor CB by the voltage regulator 1 and with the consequent possibility of modifying the voltage Vreg during this step of charging. In the circuit of FIG. 5 an additional voltage regulator 6 is used for the charging of the capacitor CB that is distinct from the main voltage regulator 1 and that is supplied for instance with the same voltage Vsup. The voltage regulator 6 provides an output voltage VRA that is nominally equal to the voltage VR supplied by the main regulator 1.
When the capacitor CB must be charged to the voltage VRA=VR, its upper plate is connected with the output of the voltage regulator 6 through a switch SWA, that gets therefore closed; in this step, a second switch SWB is kept open, and the signal SB is maintained at the logic level “1.” When there is a request of reading of the memory, the switch SWA gets opened and the upper plate of the capacitor CB gets connected with the line Vreg through the switch SWB, that is thus closed. The signal SB is therefore brought to the logic level “0”, thus determining the desired effect of capacitive boosting. Once the charge transfer toward the line Vreg has been completed, the upper plate of the capacitor CB gets disconnected from the line Vreg thus opening the switch SWB again, and it gets connected to the output of the voltage regulator 6 through the switch SWA, while the signal SB is brought again to the logic level “1” in order to allow the recharging of the capacitor CB at the voltage VRA=VR.
It is opportune that the switching “0”→“1” of the node VBOT takes place when the upper plate of the capacitor CB is already connected with the line Vreg. In this way indeed the voltage on the upper plate of the capacitor CB does not undergo any excessive transient increases in voltage. That is useful in order to assure the inhibition of the switch SWA when this is realized for instance by means of a P channel MOS transistor, whose driving signal has ground and voltage VR as logic levels. The circuitry that generates the driving signals of the switches SWA and SWB could therefore be supplied directly by the voltage regulator 6, with no need to resort to voltage elevator structures that would complicate the circuit.
The voltage regulator 6 is faster than the voltage regulator 1, since the capacitive load of the first one only consists in the capacitor CB. In addition the charging operation of the capacitor CB does not affect the voltage on the line Vreg and therefore it does not modify the voltage on the selected word line.
A variation of the circuit of FIG. 5 consists in using not one, but two or more boosting capacitors equal to each other and separately driven. When the selection of a new word line takes place, the effect of capacitance boosting previously described is obtained for instance through a first boosting capacitor, while the other boosting capacitors there are kept charged at the voltage VRA. If there is a new request of reading of the memory within a very short interval of time, that is before the first boosting capacitor has been charged again with the correct value of voltage VRA, the boosting effect will be achieved using a second boosting capacitor, and so on.
While preferred embodiments of the invention have been illustrated and described, it is to be understood that changes may be made therein that will not depart from the spirit and scope of the invention. Thus, the invention is to be limited only by the claims that follow.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US5453953 *||27 Jul 1994||26 Sep 1995||International Business Machines Corporation||Bandgap voltage reference generator|
|US5657271 *||12 Jul 1996||12 Aug 1997||Kabushiki Kaisha Toshiba||Nonvolatile semiconductor memory device in which band to band tunneling current is suppressed|
|US5726944 *||5 Feb 1996||10 Mar 1998||Motorola, Inc.||Voltage regulator for regulating an output voltage from a charge pump and method therefor|
|US5793679 *||23 Oct 1996||11 Aug 1998||Sgs-Thomson Microelectronics S.R.L.||Voltage generator for electrically programmable non-volatile memory cells|
|US5909396 *||3 Aug 1998||1 Jun 1999||Advanced Micro Devices, Inc.||High voltage NMOS pass gate having supply range, area, and speed advantages|
|US6002630 *||21 Nov 1997||14 Dec 1999||Macronix International Co., Ltd.||On chip voltage generation for low power integrated circuits|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US6535424||25 Jul 2001||18 Mar 2003||Advanced Micro Devices, Inc.||Voltage boost circuit using supply voltage detection to compensate for supply voltage variations in read mode voltage|
|US6798275||3 Apr 2003||28 Sep 2004||Advanced Micro Devices, Inc.||Fast, accurate and low power supply voltage booster using A/D converter|
|US7352626 *||29 Aug 2005||1 Apr 2008||Spansion Llc||Voltage regulator with less overshoot and faster settling time|
|US7379340 *||28 Dec 2005||27 May 2008||Kabushiki Kaisha Toshiba||Sense amplifier circuit in non-volatile semiconductor memory comprising a boosting capacitor for boosting the potential at sense node|
|US7443735 *||22 Dec 2006||28 Oct 2008||Sandisk Corporation||Method of reducing wordline recovery time|
|US7482082||3 Apr 2003||27 Jan 2009||Forskningsventer Riso||Electrochemical cell and a method for the manufacture thereof|
|US7567463||19 May 2008||28 Jul 2009||Kabushiki Kaisha Toshiba||Sense amplifier circuit in multi-level non-volatile semiconductor memory comprising a boosting capacitor for boosting the potential at sense node|
|US7626865 *||13 Jun 2006||1 Dec 2009||Micron Technology, Inc.||Charge pump operation in a non-volatile memory device|
|US7639544||24 Oct 2008||29 Dec 2009||Kabushiki Kaisha Toshiba||Non-volatile semiconductor memory|
|US7829025||2 Aug 2004||9 Nov 2010||Venture Lending & Leasing Iv, Inc.||Systems and methods for thermal actuation of microfluidic devices|
|US7859907||18 Nov 2009||28 Dec 2010||Kabushiki Kaisha Toshiba||Non-volatile semiconductor memory|
|US7864584 *||2 May 2007||4 Jan 2011||Micron Technology, Inc.||Expanded programming window for non-volatile multilevel memory cells|
|US8000152||30 Nov 2009||16 Aug 2011||Micron Technology, Inc.||Charge pump operation in a non-volatile memory device|
|US8043581||3 Mar 2010||25 Oct 2011||Handylab, Inc.||Microfluidic devices having a reduced number of input and output connections|
|US8088616||14 Nov 2007||3 Jan 2012||Handylab, Inc.||Heater unit for microfluidic diagnostic system|
|US8105783||26 Sep 2008||31 Jan 2012||Handylab, Inc.||Microfluidic cartridge|
|US8110158||14 Oct 2010||7 Feb 2012||Handylab, Inc.||Heat-reduction methods and systems related to microfluidic devices|
|US8133671||14 Jul 2008||13 Mar 2012||Handylab, Inc.||Integrated apparatus for performing nucleic acid extraction and diagnostic testing on multiple biological samples|
|US8144513||6 Dec 2010||27 Mar 2012||Kabushiki Kaisha Toshiba||Non-volatile semiconductor memory|
|US8182763||23 Jul 2008||22 May 2012||Handylab, Inc.||Rack for sample tubes and reagent holders|
|US8194466 *||20 Jul 2011||5 Jun 2012||Micron Technology, Inc.||Charge pump operation in a non-volatile memory device|
|US8216530||14 Oct 2010||10 Jul 2012||Handylab, Inc.||Reagent tube|
|US8273308||30 Oct 2007||25 Sep 2012||Handylab, Inc.||Moving microdroplets in a microfluidic device|
|US8287820||17 Sep 2008||16 Oct 2012||Handylab, Inc.||Automated pipetting apparatus having a combined liquid pump and pipette head system|
|US8289776||17 Dec 2010||16 Oct 2012||Micron Technology, Inc.||Expanded programming window for non-volatile multilevel memory cells|
|US8323584||24 Oct 2011||4 Dec 2012||Handylab, Inc.||Method of controlling a microfluidic device having a reduced number of input and output connections|
|US8323900||25 Feb 2011||4 Dec 2012||Handylab, Inc.||Microfluidic system for amplifying and detecting polynucleotides in parallel|
|US8324372||11 Jul 2008||4 Dec 2012||Handylab, Inc.||Polynucleotide capture materials, and methods of using same|
|US8358543||20 Sep 2005||22 Jan 2013||Spansion Llc||Flash memory programming with data dependent control of source lines|
|US8415103||25 Jan 2012||9 Apr 2013||Handylab, Inc.||Microfluidic cartridge|
|US8420015||30 Oct 2007||16 Apr 2013||Handylab, Inc.||Systems and methods for thermal actuation of microfluidic devices|
|US8440149||6 Feb 2012||14 May 2013||Handylab, Inc.||Heat-reduction methods and systems related to microfluidic devices|
|US8470586||3 May 2005||25 Jun 2013||Handylab, Inc.||Processing polynucleotide-containing samples|
|US8472268||23 Mar 2012||25 Jun 2013||Kabushiki Kaisha Toshiba||Non-volatile semiconductor memory and simultaneous writing of data|
|US8473104||22 Jul 2011||25 Jun 2013||Handylab, Inc.||Methods and systems for control of microfluidic devices|
|US8547754 *||15 May 2012||1 Oct 2013||Micron Technology, Inc.||Charge pump operation in a non-volatile memory device|
|US8617905||5 Dec 2011||31 Dec 2013||The Regents Of The University Of Michigan||Thermal microvalves|
|US8679831||9 Feb 2010||25 Mar 2014||Handylab, Inc.||Processing particle-containing samples|
|US8685341||3 Dec 2012||1 Apr 2014||Handylab, Inc.||Microfluidic devices having a reduced number of input and output connections|
|US8703069||14 Sep 2012||22 Apr 2014||Handylab, Inc.||Moving microdroplets in a microfluidic device|
|US8709787||14 Nov 2007||29 Apr 2014||Handylab, Inc.||Microfluidic cartridge and method of using same|
|US8710211||3 Dec 2012||29 Apr 2014||Handylab, Inc.||Polynucleotide capture materials, and methods of using same|
|US8734733||13 May 2013||27 May 2014||Handylab, Inc.||Heat-reduction methods and systems related to microfluidic devices|
|US8765076||14 Nov 2007||1 Jul 2014||Handylab, Inc.||Microfluidic valve and method of making same|
|US8768517||24 Jun 2013||1 Jul 2014||Handylab, Inc.||Methods and systems for control of microfluidic devices|
|US8852862||16 Nov 2005||7 Oct 2014||Handylab, Inc.||Method for processing polynucleotide-containing samples|
|US8883490||14 Nov 2007||11 Nov 2014||Handylab, Inc.||Fluorescence detector for microfluidic diagnostic system|
|US8894947||19 Mar 2013||25 Nov 2014||Handylab, Inc.||Systems and methods for thermal actuation of microfluidic devices|
|US8895311||18 Sep 2002||25 Nov 2014||Handylab, Inc.||Methods and systems for control of general purpose microfluidic devices|
|US9028773||28 Mar 2014||12 May 2015||Handylab, Inc.||Microfluidic devices having a reduced number of input and output connections|
|US9040288||26 Mar 2007||26 May 2015||Handylab, Inc.||Integrated system for processing microfluidic samples, and method of using the same|
|US9051604||23 May 2014||9 Jun 2015||Handylab, Inc.||Heat-reduction methods and systems related to microfluidic devices|
|US9080207||3 Dec 2012||14 Jul 2015||Handylab, Inc.||Microfluidic system for amplifying and detecting polynucleotides in parallel|
|US9186677||14 Jul 2008||17 Nov 2015||Handylab, Inc.||Integrated apparatus for performing nucleic acid extraction and diagnostic testing on multiple biological samples|
|US9217143||25 Apr 2014||22 Dec 2015||Handylab, Inc.||Polynucleotide capture materials, and methods of using same|
|US9222954||27 Mar 2014||29 Dec 2015||Becton, Dickinson And Company||Unitized reagent strip|
|US9238223||5 Apr 2013||19 Jan 2016||Handylab, Inc.||Microfluidic cartridge|
|US9259734||9 Mar 2012||16 Feb 2016||Handylab, Inc.||Integrated apparatus for performing nucleic acid extraction and diagnostic testing on multiple biological samples|
|US9259735||27 Jun 2014||16 Feb 2016||Handylab, Inc.||Methods and systems for control of microfluidic devices|
|US9347586||15 Oct 2012||24 May 2016||Handylab, Inc.||Automated pipetting apparatus having a combined liquid pump and pipette head system|
|US9480983||18 Dec 2015||1 Nov 2016||Becton, Dickinson And Company||Unitized reagent strip|
|US9528142||5 Jun 2015||27 Dec 2016||Handylab, Inc.||Heat-reduction methods and systems related to microfluidic devices|
|US9670528||24 Mar 2014||6 Jun 2017||Handylab, Inc.||Processing particle-containing samples|
|US9677121||21 Nov 2014||13 Jun 2017||Handylab, Inc.||Systems and methods for thermal actuation of microfluidic devices|
|US9701957||14 Jul 2008||11 Jul 2017||Handylab, Inc.||Reagent holder, and kits containing same|
|US20040196093 *||3 Apr 2003||7 Oct 2004||Le Binh Quang||Fast, accurate and low power supply voltage booster using a/d converter|
|US20050084424 *||2 Aug 2004||21 Apr 2005||Karthik Ganesan||Systems and methods for thermal actuation of microfluidic devices|
|US20060104112 *||28 Dec 2005||18 May 2006||Kabushiki Kaisha Toshiba||Non-volatile semiconductor memory|
|US20070291547 *||13 Jun 2006||20 Dec 2007||Micron Technology, Inc.||Charge pump operation in a non-volatile memory device|
|US20080151650 *||22 Dec 2006||26 Jun 2008||Sandisk Corporation||Method of reducing wordline recovery time|
|US20080225618 *||19 May 2008||18 Sep 2008||Kabushiki Kaisha Toshiba||Non-Volatile Semiconductor Memory|
|US20080273395 *||2 May 2007||6 Nov 2008||Vishal Sarin||Expanded programming window for non-volatile multilevel memory cells|
|US20090052254 *||24 Oct 2008||26 Feb 2009||Kabushiki Kaisha Toshiba||Non-Volatile Semiconductor Memory|
|US20100061149 *||18 Nov 2009||11 Mar 2010||Kabushiki Kaisha Toshiba||Non-Volatile Semiconductor Memory|
|US20110075488 *||6 Dec 2010||31 Mar 2011||Kabushiki Kaisha Toshiba||Non-Volatile Semiconductor Memory|
|US20110090735 *||17 Dec 2010||21 Apr 2011||Micron Technology, Inc.||Expanded programming window for non-volatile multilevel memory cells|
|US20110280078 *||20 Jul 2011||17 Nov 2011||Micron Technology, Inc.||Charge pump operation in a non-volatile memory device|
|US20120224428 *||15 May 2012||6 Sep 2012||Micron Technology, Inc.||Charge pump operation in a non-volatile memory device|
|USD665095||14 Apr 2011||7 Aug 2012||Handylab, Inc.||Reagent holder|
|USD669191||28 Jul 2010||16 Oct 2012||Handylab, Inc.||Microfluidic cartridge|
|USD692162||30 Sep 2011||22 Oct 2013||Becton, Dickinson And Company||Single piece reagent holder|
|USD742027||21 Oct 2013||27 Oct 2015||Becton, Dickinson And Company||Single piece reagent holder|
|USD787087||8 Feb 2016||16 May 2017||Handylab, Inc.||Housing|
|CN100557701C *||14 Mar 2002||4 Nov 2009||斯班逊有限公司||System and method for generating character line voltage for read operation|
|WO2003012793A1 *||14 Mar 2002||13 Feb 2003||Fasl Llc||A voltage boost circuit using supply voltage detection to compensate for supply voltage variations in read mode voltages|
|U.S. Classification||365/189.09, 365/185.18|
|International Classification||G11C16/26, G11C5/14, G11C8/08, G11C11/56|
|Cooperative Classification||G11C16/26, G11C11/5621, G11C5/145, G11C8/14, G11C16/08, G11C8/08, G11C11/5642, G11C16/30|
|European Classification||G11C16/26, G11C11/56D4, G11C5/14P, G11C8/08, G11C11/56D|
|19 Jan 2000||AS||Assignment|
Owner name: STMICROELECTRONICS S.R.L., ITALY
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KHOURI, OSAMA;MICHELONI, RINO;MOTTA, ILARIA;REEL/FRAME:010535/0658
Effective date: 20000105
|21 Dec 2004||FPAY||Fee payment|
Year of fee payment: 4
|24 Dec 2008||FPAY||Fee payment|
Year of fee payment: 8
|12 Dec 2012||FPAY||Fee payment|
Year of fee payment: 12
|5 Nov 2013||AS||Assignment|
Owner name: STMICROELECTRONICS S.R.L., ITALY
Free format text: CORRECTIVE ASSIGNMENT TO CORRECT CONVEYING PARTIES TO REFLECT ADDITION OF INVENTORS ANDREA SACCO AND GUIDO TORELLS PREVIOUSLY RECORDED ON REEL 010535, FRAMES 0658-0659;ASSIGNORS:KHOURI, OSAMA;MICHELONI, RINO;MOTTA, ILARIA;AND OTHERS;REEL/FRAME:031654/0748
Effective date: 20000105
|2 Jan 2014||AS||Assignment|
Owner name: MICRON TECHNOLOGY, INC., IDAHO
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:STMICROELECTRONICS S.R.L. (FORMERLY KNOW AS SGS-THOMSON MICROELECTRONICS S.R.L.);REEL/FRAME:032082/0331
Effective date: 20120523
|12 May 2016||AS||Assignment|
Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN
Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001
Effective date: 20160426
|2 Jun 2016||AS||Assignment|
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL
Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001
Effective date: 20160426
|8 Jun 2017||AS||Assignment|
Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN
Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001
Effective date: 20160426