US6104221A - Power-up detection circuit of a semiconductor device - Google Patents

Power-up detection circuit of a semiconductor device Download PDF

Info

Publication number
US6104221A
US6104221A US09/019,518 US1951898A US6104221A US 6104221 A US6104221 A US 6104221A US 1951898 A US1951898 A US 1951898A US 6104221 A US6104221 A US 6104221A
Authority
US
United States
Prior art keywords
level
output signal
circuit
voltage
detection
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US09/019,518
Inventor
Ryu Hoon
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Assigned to SAMSUNG ELECTRONICS CO., LTD. reassignment SAMSUNG ELECTRONICS CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HOON, RYU
Application granted granted Critical
Publication of US6104221A publication Critical patent/US6104221A/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/22—Modifications for ensuring a predetermined initial state when the supply voltage has been applied
    • H03K17/223—Modifications for ensuring a predetermined initial state when the supply voltage has been applied in field-effect transistor switches

Definitions

  • the present invention relates to a power-up detection circuitry, and more particularly, to a power up detection circuit included in a semiconductor device which provides a stable power-up operation.
  • the power-up detection circuit provides an output signal to the internal circuits of the device, e.g., input/output circuits. Namely, when the internal power supply voltage is greater than a predetermined voltage level, the power-up detection circuit enables the memory device by activating an output signal VCCH.
  • FIGS. 2A and 2B One solution to the above-mentioned problem is a power-up detection circuit having the operational characteristics shown in FIGS. 2A and 2B. It can be seen from FIGS. 2A and 2B that the output signal VCCH of the prior art power-up detection circuit becomes active when the internal power supply voltage is more than a first predetermined voltage level Va' and that the output signal VCCH becomes inactive when the internal power supply voltage VINT is less than a second predetermined voltage level Vi. In this circuit, however, the internal power supply voltage VINT fluctuates as shown in FIG. 2B. The internal power supply voltage might also drop down during a low-voltage mode such as the self-refresh operation (shown by t' SR in FIG. 2B). If the internal power supply voltage VINT temporarily drops to less than the second predetermined voltage level Vi, the memory device can prematurely end the self-refresh operation.
  • a low-voltage mode such as the self-refresh operation
  • An object of the present invention is to overcome the disadvantages associated with prior art power-up detection circuits.
  • Another object of the present invention is to provide a power-up detection circuit for a semiconductor device in which an output signal which enables internal circuits of the device is maintained in an enabled state even though the internal power voltage changes.
  • a power-up detection circuit for a semiconductor device.
  • the power-up detection circuit comprises a level detection section for generating a detection signal having a first voltage level when an internal power voltage is less than a predetermined voltage level and for generating a detection signal having a second voltage level when the internal power voltage is greater than or equal to the predetermined voltage level.
  • the power-up detection circuit further comprises an output driver for enabling the internal circuits in response to the detection signal having the first voltage level and for generating an output signal having a waveform which is the same as the waveform of the internal power voltage responsive to the detection signal having the second voltage level.
  • the level detection section comprises a first switching means for controlling the supply of the internal power voltage responsive to the output signal; a level detector for detecting when the internal power voltage reaches the predetermined voltage level and for generating a level detector output signal responsive thereto; and an inverter circuit for generating the detection signal by inverting the level detector output signal.
  • the output driver comprises an output buffer for buffering the detection signal and a second switching means coupled to the output buffer for controlling supply of the detection signal to the output buffer in response to the output signal.
  • FIGS. 1A and 1B are timing diagrams showing the operational characteristics of a prior art power-up detection circuit
  • FIGS. 2A and 2B are timing diagrams showing the operational characteristics of a second prior art power-up detection circuit
  • FIG. 3 is a circuit diagram of a power-up detection circuit according to an embodiment of the present invention.
  • FIG. 4 is a timing diagram showing the operational characteristics of the power-up detection circuit shown in FIG. 3;
  • FIGS. 5A and 5B are diagrams showing the voltage level variation of the level detector and inverter circuit shown in FIG. 3.
  • FIG. 3 shows the power-up detection circuit according to the present invention.
  • the power-up detection circuit comprises a level detection section 100 and an output driver 200.
  • the power-up detection circuit generates a low level output signal VCCH when the internal power supply voltage VINT reaches a predetermined voltage level Va.
  • the predetermined voltage level Va is preferably between about 2.2 V ⁇ 3.3 V. While the output signal VCCH is maintained at a low level, internal circuits in the semiconductor memory device are set to an initial state during the power-up operation.
  • the power-up detection circuit also generates an output signal VCCH having the same waveform as the input voltage VINT when the input voltage reaches the predetermined voltage level Va.
  • the output signal VCCH is then fedback from the output driver 200 to the level detection section 100 to disable the level detection section 100. By doing so, current consumption in the level detection section 100 is considerably reduced.
  • the NMOS transistor 240 functions as a switch and is activated by the signal VCCH to allow an input node of the output buffer 220 to be at a low level.
  • the output buffer 220 and the NMOS transistor 240 function as a latch circuit for enabling the output signal VCCH to continuously have the same waveform as the input voltage VINT. Since the output signal VCCH varies according to the waveform of the input voltage VINT, the output signal VCCH is in an inactive state only during the time that the input voltage VINT is in an off-state. Thus, even though the input voltage VINT drops down to a low level during the self-refresh operation of the semiconductor memory device, the master clock is in an inactive state according to the inactive state of the output signal VCCH which prevents device malfunctions.
  • the level detection section 100 of the power-up detection circuit generates a high level detection signal S -- DET when the internal power supply voltage VINT is less than the predetermined voltage level Va.
  • the level detection section 100 generates a low level detection signal S -- DET when the internal power supply voltage VINT is greater than or equal to the predetermined voltage level Va.
  • the level detection section 100 includes a switching part 120, a level detector 140, and an inverter circuit 160.
  • the switching part 120 comprises two PMOS enhancement type transistors 40 and 41.
  • the switching part 120 allows a current to flow through the PMOS transistor 40 to the level detector 140 responsive to the output signal VCCH fedback from the output driver 200 when the internal power voltage VINT is applied to the power-up detection circuit. If the output signal VCCH is at a low level, the PMOS transistors 40 and 41 of the switching part 120 become active. If the output signal VCCH is at a high level, the PMOS transistors 40 and 41 of the switching part 120 becomes inactive.
  • the level detector 140 includes an active load 42 and a resistor 43. Active load 42 is serially connected to resistor 43. The level detector 140 generates a detection signal S -- VREF depending on the amount of current flowing through the PMOS transistor 40.
  • the active load 42 is preferably a PMOS transistor having a gate and a drain commonly connected to the node N1 and a source connected to the drain of the PMOS transistor 40.
  • the detection signal S -- VREF is at a low level.
  • the turn-on resistance of the active load 42 is gradually decreased so that most of the voltage VINT is across the resistor 43 the detection signal S -- VREF changes to a high level.
  • the inverter circuit 120 includes a pull-up PMOS transistor 44 and a pull-down NMOS transistor 45.
  • the inverter circuit 120 inverts the level of the detection signal S -- VREF and provides the inverted S -- VREF signal to the node NZ as the level detection signal S -- DET.
  • the output driver 200 includes an output buffer 220 and a switching NMOS transistor 240.
  • the output driver 200 generates a low level output signal VCCH when the level detection signal S -- DET provided by the level detection section 100 is at a high level.
  • the output driver 200 also generates the output signal VCCH which has the same waveform as the internal power supply voltage VINT when the level detection signal S -- DET is at a low level, and at the same time disabling the level detection section 100.
  • the output buffer 220 includes a CMOS inverter which has a pull-up PMOS transistor 46 and a pull-down NMOS transistor 47.
  • the switching NMOS transistor 240 connects the input node of the output buffer 220 to a ground terminal 2 to which a ground voltage Vss is applied when the output signal VCCH having the same waveform as the voltage VINT is applied.
  • the output buffer 220 and the switching NMOS transistor 240 function as a latch circuit.
  • FIG. 4 is a timing diagram showing the operational characteristics of the power-up detection circuit shown in FIG. 3.
  • FIGS. 5A and 5B are timing diagrams showing the voltage level variation of the level detector and inverter circuit of FIG. 3. The operation of the power-up detection circuit according to the present invention will be described with reference to FIGS. 4, 5A, and 5B.
  • the output signal VCCH of the output driver 200 is at a low level.
  • the level detection section 100 is in an active state.
  • the PMOS transistors 40 and 41 of the switching part 120 are turned on by the low level output signal VCCH and a current signal starts to flow through the PMOS transistor 40 to the level detector 140. Since the turn-on resistance of the active load 42 is large, the reference power voltage S -- VREF is at a low level.
  • a low level reference power voltage S -- VREF turns on the pull-up PMOS transistor 44 of the inverter circuit 160 causing the level detection signal S -- DET to track the waveform of the internal power supply voltage VINT.
  • the NMOS transistor 47 of the output buffer 220 is turned on causing the output signal VCCH to change to a low level signal. Also, as the internal power supply voltage VINT is gradually increased as depicted by the dotted line shown in FIG. 4, the turn-on resistance of the active load 42 is gradually decreased causing the node NI to change from a low level to a high level.
  • the internal power supply voltage VINT reaches the predetermined voltage level Va as shown in FIG. 4, the voltage level at node N1 becomes more than the threshold voltage level of the NMOS transistor 45 turning on the NMOS transistor 45. Thereafter, the input terminal of the output buffer 220 changes to a low level turning on the PMOS transistor 46 of the output buffer 200. As a result, the output signal VCCH at the output terminal 3 of the output driver 200 changes to a high level and has the same waveform as the internal power supply voltage VINT.
  • the high level output signal VCCH as shown in FIG. 4, is fedback to the switching part 120 disabling the switching part 120. The disabling of the switching part 120 decreases current consumption. Also, when the output signal VCCH is at a high level, the NMOS transistor 240 is turned on and the input of the output buffer 220 is at a ground voltage Vss, i.e., at a low level.
  • the output signal VCCH has the same waveform as the internal power supply voltage VINT, the input of the output buffer 220 is latched to a low level by the latch circuit formed by the output buffer 220 and the NMOS transistor 240. Even though the internal power supply voltage VINT is decreased to a low level by noise or during the self-refresh operation, the output signal VCCH of the output driver 200 is not inactive. The above-described operation results in low power consumption.
  • the output signal of an output driver thereof continues to be at a low level when an internal power voltage is less than the predetermined voltage level allowing internal circuits thereof to be set to an initial state even during an initial stage of the power-up operation.
  • the power-up detection circuit After the internal power supply voltage reaches the predetermined voltage level, the power-up detection circuit generates an output signal having the same waveform as the internal power supply voltage. The output signal is fedback to disable the level detection section thereof. Therefore, current consumption of the level detection section is prevented and overall power consumption is reduced.
  • an input of the output buffer in the output driver is latched to a low level responsive to the output signal having the same waveform as the internal power supply voltage.

Abstract

Disclosed is a power-up detection circuit of a semiconductor device which generates an output signal enabling an activation of the semiconductor device to be maintained only when an internal power voltage is more than a predetermined voltage level. In the power-up detection circuit, a level detection section is provided for detecting a level of the internal power voltage to generate a first level detection signal when the internal power voltage is less than the predetermined voltage level and to generate a second level detection signal when the internal power voltage is not less than the predetermined voltage level. And, an output driver is provided for enabling the internal circuits to be at inactive state in response to the first level detection signal, and generating the output signal having the same waveform as the internal power voltage in response to the second level detection signal.

Description

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a power-up detection circuitry, and more particularly, to a power up detection circuit included in a semiconductor device which provides a stable power-up operation.
2. Description of the Related Art
When semiconductor devices such as semiconductor memory devices are powered on, such devices begin to operate only when an internal power supply voltage is greater than a predetermined voltage level ensuring stable operation. This function is performed by a power-up detection circuit. The power-up detection circuit provides an output signal to the internal circuits of the device, e.g., input/output circuits. Namely, when the internal power supply voltage is greater than a predetermined voltage level, the power-up detection circuit enables the memory device by activating an output signal VCCH.
Typically, stable operation of a semiconductor memory device cannot be ensured in a prior art power-up detection circuit when the internal power supply voltage VINT supplied to the device is less than a predetermined voltage level Va, as shown in FIGS. 1A and 1B. In particular, many semiconductor memory devices require a low voltage for their self-refresh operations. In those devices, it is impossible to set the predetermined voltage level Va to a higher level. For example, the output signal VCCH of the power-up detection circuit continues to be active during operation of the memory device, but it may become inactive due to the internal power supply voltage VINT dropping down to less than the predetermined voltage level Va to reduce power consumption during the self-refresh operation (shown by tSR in FIG. 1B). When this happens, master clocks such as the row address strobe signal /RAS become inactive causing discontinuous operation when the device is released from the self-refresh operation.
One solution to the above-mentioned problem is a power-up detection circuit having the operational characteristics shown in FIGS. 2A and 2B. It can be seen from FIGS. 2A and 2B that the output signal VCCH of the prior art power-up detection circuit becomes active when the internal power supply voltage is more than a first predetermined voltage level Va' and that the output signal VCCH becomes inactive when the internal power supply voltage VINT is less than a second predetermined voltage level Vi. In this circuit, however, the internal power supply voltage VINT fluctuates as shown in FIG. 2B. The internal power supply voltage might also drop down during a low-voltage mode such as the self-refresh operation (shown by t'SR in FIG. 2B). If the internal power supply voltage VINT temporarily drops to less than the second predetermined voltage level Vi, the memory device can prematurely end the self-refresh operation.
SUMMARY OF THE INVENTION
An object of the present invention is to overcome the disadvantages associated with prior art power-up detection circuits.
Another object of the present invention is to provide a power-up detection circuit for a semiconductor device in which an output signal which enables internal circuits of the device is maintained in an enabled state even though the internal power voltage changes.
According to one aspect of the present invention, a power-up detection circuit for a semiconductor device is provided. The power-up detection circuit comprises a level detection section for generating a detection signal having a first voltage level when an internal power voltage is less than a predetermined voltage level and for generating a detection signal having a second voltage level when the internal power voltage is greater than or equal to the predetermined voltage level. The power-up detection circuit further comprises an output driver for enabling the internal circuits in response to the detection signal having the first voltage level and for generating an output signal having a waveform which is the same as the waveform of the internal power voltage responsive to the detection signal having the second voltage level.
The level detection section comprises a first switching means for controlling the supply of the internal power voltage responsive to the output signal; a level detector for detecting when the internal power voltage reaches the predetermined voltage level and for generating a level detector output signal responsive thereto; and an inverter circuit for generating the detection signal by inverting the level detector output signal.
The output driver comprises an output buffer for buffering the detection signal and a second switching means coupled to the output buffer for controlling supply of the detection signal to the output buffer in response to the output signal.
BRIEF DESCRIPTION OF THE DRAWINGS
The foregoing and other objects, features, and advantages will become more readily apparent from the following detailed description of a preferred embodiment which proceeds with reference to the drawings.
FIGS. 1A and 1B are timing diagrams showing the operational characteristics of a prior art power-up detection circuit;
FIGS. 2A and 2B are timing diagrams showing the operational characteristics of a second prior art power-up detection circuit;
FIG. 3 is a circuit diagram of a power-up detection circuit according to an embodiment of the present invention;
FIG. 4 is a timing diagram showing the operational characteristics of the power-up detection circuit shown in FIG. 3; and
FIGS. 5A and 5B are diagrams showing the voltage level variation of the level detector and inverter circuit shown in FIG. 3.
DETAILED DESCRIPTION OF PREFERRED EMBODIMENT
FIG. 3 shows the power-up detection circuit according to the present invention. Referring to FIG. 3, the power-up detection circuit comprises a level detection section 100 and an output driver 200. The power-up detection circuit generates a low level output signal VCCH when the internal power supply voltage VINT reaches a predetermined voltage level Va. The predetermined voltage level Va is preferably between about 2.2 V˜3.3 V. While the output signal VCCH is maintained at a low level, internal circuits in the semiconductor memory device are set to an initial state during the power-up operation.
The power-up detection circuit also generates an output signal VCCH having the same waveform as the input voltage VINT when the input voltage reaches the predetermined voltage level Va. The output signal VCCH is then fedback from the output driver 200 to the level detection section 100 to disable the level detection section 100. By doing so, current consumption in the level detection section 100 is considerably reduced.
The NMOS transistor 240 functions as a switch and is activated by the signal VCCH to allow an input node of the output buffer 220 to be at a low level. Thus, the output buffer 220 and the NMOS transistor 240 function as a latch circuit for enabling the output signal VCCH to continuously have the same waveform as the input voltage VINT. Since the output signal VCCH varies according to the waveform of the input voltage VINT, the output signal VCCH is in an inactive state only during the time that the input voltage VINT is in an off-state. Thus, even though the input voltage VINT drops down to a low level during the self-refresh operation of the semiconductor memory device, the master clock is in an inactive state according to the inactive state of the output signal VCCH which prevents device malfunctions.
Turning to FIG. 3, the level detection section 100 of the power-up detection circuit generates a high level detection signal S-- DET when the internal power supply voltage VINT is less than the predetermined voltage level Va. The level detection section 100 generates a low level detection signal S-- DET when the internal power supply voltage VINT is greater than or equal to the predetermined voltage level Va. The level detection section 100 includes a switching part 120, a level detector 140, and an inverter circuit 160.
The switching part 120 comprises two PMOS enhancement type transistors 40 and 41. The switching part 120 allows a current to flow through the PMOS transistor 40 to the level detector 140 responsive to the output signal VCCH fedback from the output driver 200 when the internal power voltage VINT is applied to the power-up detection circuit. If the output signal VCCH is at a low level, the PMOS transistors 40 and 41 of the switching part 120 become active. If the output signal VCCH is at a high level, the PMOS transistors 40 and 41 of the switching part 120 becomes inactive.
The level detector 140 includes an active load 42 and a resistor 43. Active load 42 is serially connected to resistor 43. The level detector 140 generates a detection signal S-- VREF depending on the amount of current flowing through the PMOS transistor 40. The active load 42 is preferably a PMOS transistor having a gate and a drain commonly connected to the node N1 and a source connected to the drain of the PMOS transistor 40. When the internal power supply voltage VINT is initially applied, since the turn-on resistance of the active load 42 is very large, the detection signal S-- VREF is at a low level. As the internal power supply voltage VINT is gradually increased, the turn-on resistance of the active load 42 is gradually decreased so that most of the voltage VINT is across the resistor 43 the detection signal S-- VREF changes to a high level.
The inverter circuit 120 includes a pull-up PMOS transistor 44 and a pull-down NMOS transistor 45. The inverter circuit 120 inverts the level of the detection signal S-- VREF and provides the inverted S-- VREF signal to the node NZ as the level detection signal S-- DET.
The output driver 200 includes an output buffer 220 and a switching NMOS transistor 240. The output driver 200 generates a low level output signal VCCH when the level detection signal S-- DET provided by the level detection section 100 is at a high level. The output driver 200 also generates the output signal VCCH which has the same waveform as the internal power supply voltage VINT when the level detection signal S-- DET is at a low level, and at the same time disabling the level detection section 100.
The output buffer 220 includes a CMOS inverter which has a pull-up PMOS transistor 46 and a pull-down NMOS transistor 47. The switching NMOS transistor 240 connects the input node of the output buffer 220 to a ground terminal 2 to which a ground voltage Vss is applied when the output signal VCCH having the same waveform as the voltage VINT is applied. In this case, the output buffer 220 and the switching NMOS transistor 240 function as a latch circuit.
FIG. 4 is a timing diagram showing the operational characteristics of the power-up detection circuit shown in FIG. 3. FIGS. 5A and 5B are timing diagrams showing the voltage level variation of the level detector and inverter circuit of FIG. 3. The operation of the power-up detection circuit according to the present invention will be described with reference to FIGS. 4, 5A, and 5B.
Referring to FIG. 3, when the internal power supply voltage VINT is initially applied as shown in FIG. 4, the output signal VCCH of the output driver 200 is at a low level. Thus, the level detection section 100 is in an active state. During this time, the PMOS transistors 40 and 41 of the switching part 120 are turned on by the low level output signal VCCH and a current signal starts to flow through the PMOS transistor 40 to the level detector 140. Since the turn-on resistance of the active load 42 is large, the reference power voltage S-- VREF is at a low level. A low level reference power voltage S-- VREF turns on the pull-up PMOS transistor 44 of the inverter circuit 160 causing the level detection signal S-- DET to track the waveform of the internal power supply voltage VINT. Thereafter, the NMOS transistor 47 of the output buffer 220 is turned on causing the output signal VCCH to change to a low level signal. Also, as the internal power supply voltage VINT is gradually increased as depicted by the dotted line shown in FIG. 4, the turn-on resistance of the active load 42 is gradually decreased causing the node NI to change from a low level to a high level.
In other words, if the internal power supply voltage VINT reaches the predetermined voltage level Va as shown in FIG. 4, the voltage level at node N1 becomes more than the threshold voltage level of the NMOS transistor 45 turning on the NMOS transistor 45. Thereafter, the input terminal of the output buffer 220 changes to a low level turning on the PMOS transistor 46 of the output buffer 200. As a result, the output signal VCCH at the output terminal 3 of the output driver 200 changes to a high level and has the same waveform as the internal power supply voltage VINT. The high level output signal VCCH, as shown in FIG. 4, is fedback to the switching part 120 disabling the switching part 120. The disabling of the switching part 120 decreases current consumption. Also, when the output signal VCCH is at a high level, the NMOS transistor 240 is turned on and the input of the output buffer 220 is at a ground voltage Vss, i.e., at a low level.
In other words, if the output signal VCCH has the same waveform as the internal power supply voltage VINT, the input of the output buffer 220 is latched to a low level by the latch circuit formed by the output buffer 220 and the NMOS transistor 240. Even though the internal power supply voltage VINT is decreased to a low level by noise or during the self-refresh operation, the output signal VCCH of the output driver 200 is not inactive. The above-described operation results in low power consumption.
According to the power-up detection circuit of the present invention, the output signal of an output driver thereof continues to be at a low level when an internal power voltage is less than the predetermined voltage level allowing internal circuits thereof to be set to an initial state even during an initial stage of the power-up operation.
After the internal power supply voltage reaches the predetermined voltage level, the power-up detection circuit generates an output signal having the same waveform as the internal power supply voltage. The output signal is fedback to disable the level detection section thereof. Therefore, current consumption of the level detection section is prevented and overall power consumption is reduced.
Furthermore, an input of the output buffer in the output driver is latched to a low level responsive to the output signal having the same waveform as the internal power supply voltage. Thus, even though the internal power supply voltage is lowered to a low voltage level due to noise or during the self-refresh operation, the output signal of the power-up detection circuit continues to be active. Therefore, it is possible to prevent device malfunctions.

Claims (13)

What is claimed is:
1. A power-up detection circuit for a semiconductor device, comprising:
a level detection section for generating a detection signal having a first voltage level when an internal power voltage is less than a predetermined voltage level and for generating a detection signal having a second voltage level when the internal power voltage is greater than or equal to the predetermined voltage level; and
an output driver for generating an output signal having a waveform which is the same as a waveform of the internal power voltage in response to the detection signal having the second voltage level such that internal circuits are enabled by the output signal;
wherein the level detection section comprises:
a first switching means for controlling supply of the internal power voltage in response to the output signal;
a level detector for detecting when the internal power voltage reaches the predetermined voltage level and generating a level detector output signal in response thereto; and
an inverter circuit for generating the detection signal by inverting the level detector output signal; and
wherein the output driver comprises:
an output buffer for buffering the detection signal, and a second switching means coupled to the output buffer for controlling supply of the detection signal to the output buffer in response to the output signal.
2. The power-up detection circuit of claim 1 wherein the level detector comprises an active load having a turn-on resistance, the turn-on resistance changing in accordance with a current flowing through the first switching means to the level detector, and a resistor connected in series between the active load and a ground terminal.
3. A power-up detection circuit, comprising:
a level detection circuit for generating a detection signal responsive to an internal power supply voltage, the detection signal having a first voltage level when the internal power supply voltage is less than a predetermined voltage level and a second voltage level when the internal power supply voltage is greater than or equal to the predetermined voltage; and
an output driver circuit for generating an output signal responsive to the detection signal, the output signal having a waveform that is the same as a waveform of the internal power supply voltage responsive to the detection signal having the second voltage level
wherein the level detection circuit includes a switching circuit for providing the internal power supply voltage to a switching circuit output terminal responsive to the output signal; and
wherein level detection circuit includes an active load circuit connected to an output terminal of the switching circuit for generating an active load output signal having a voltage level which varies according to a current flowing through the switching circuit.
4. The power-up detection circuit of claim 3 wherein the level detection circuit includes an input terminal for receiving the output signal.
5. The power-up detection circuit of claim 3 wherein the switching circuit includes two PMOS transistors, each PMOS transistor including a source, a gate for receiving the output signal, and a drain for receiving the internal power supply voltage.
6. The power-up detection circuit of claim 3 wherein the active load circuit includes an active load and a resistor, the resistor being serially connected between the active load and a ground terminal, the ground terminal for receiving a ground voltage.
7. The power-lip detection circuit of claim 3 wherein the level detection circuit includes an inverter circuit connected to an output terminal of the switching circuit and to an output terminal of the active load circuit for generating the detection signal by inverting the active load output signal.
8. The power-up detection circuit of claim 7 wherein the inverter circuit includes a PMOS transistor serially connected to an NMOS transistor, the PMOS transistor having a gate connected to a gate of the NMOS transistor for receiving the active load output signal.
9. The power-up detection circuit of claim 7 wherein the output driver circuit includes a buffer having an input terminal for receiving the detection signal and an output terminal for providing the output signal.
10. The power-up detection circuit of claim 9 wherein the buffer includes a PMOS transistor serially connected to an NMOS transistor, the PMOS transistor having a gate connected to a gate of the NMOS transistor for receiving the detection signal.
11. The power-up detection circuit of claim 9 wherein the output driver circuit includes a second switching circuit for providing the input terminal of the buffer with a ground voltage responsive to the output signal.
12. The power-up detection circuit of claim 11 wherein the second switching circuit includes an NMOS transistor having a gate for receiving the output signal, a source connected to a ground terminal for receiving a ground voltage, and a drain connected to the input terminal of the buffer.
13. A power-up circuit for a semiconductor memory device, comprising:
a first switching circuit for providing an internal power supply voltage to a first switching circuit output terminal responsive to an output signal;
an active load circuit coupled to the first switching circuit for generating an active load output signal, the active load output signal having a first voltage level when the internal power supply voltage is less than a predetermined level and a second voltage level when the internal power supply voltage is greater than or equal to the predetermined voltage level;
an inverter circuit for generating a detection signal by inverting the active load output signal;
a buffer circuit for receiving the internal power supply voltage and the detection signal and for generating the output signal; and
a second switching circuit for providing a ground voltage to the inverter output terminal responsive to the output signal.
US09/019,518 1997-02-05 1998-02-05 Power-up detection circuit of a semiconductor device Expired - Fee Related US6104221A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1019970003589A KR100240423B1 (en) 1997-02-05 1997-02-05 The level detecting circuit of semiconductor device
KR97-3589 1997-02-05

Publications (1)

Publication Number Publication Date
US6104221A true US6104221A (en) 2000-08-15

Family

ID=19496502

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/019,518 Expired - Fee Related US6104221A (en) 1997-02-05 1998-02-05 Power-up detection circuit of a semiconductor device

Country Status (4)

Country Link
US (1) US6104221A (en)
JP (1) JP3945791B2 (en)
KR (1) KR100240423B1 (en)
TW (1) TW365005B (en)

Cited By (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6320809B1 (en) * 2000-07-05 2001-11-20 Micron Technology, Inc. Low voltage level power-up detection circuit
US20020047733A1 (en) * 2000-09-18 2002-04-25 Sony Corporation Transistor circuit
US6469552B2 (en) * 2000-03-29 2002-10-22 Mitsubishi Denki Kabushiki Kaisha Power on reset circuit
US20040041602A1 (en) * 2002-08-28 2004-03-04 Fujitsu Limited Semiconductor device
US6735142B1 (en) 2002-10-01 2004-05-11 Nanoamp Solutions, Inc. Power-up control circuit with a power-saving mode of operation
US6759852B1 (en) * 2002-09-24 2004-07-06 Xilinx, Inc. VDD detection path in power-up circuit
US6801874B2 (en) * 2000-11-11 2004-10-05 Johannes Heidenhain Gmbh Position measuring device and method for the start-up of a position measuring device
US20050077929A1 (en) * 2003-08-25 2005-04-14 Infineon Technologies Ag Driver device, in particular for a semiconductor device, and method for operating a driver device
US20050093590A1 (en) * 2003-10-31 2005-05-05 Ji-Eun Jang Apparatus for generating power-up signal
US20050134345A1 (en) * 2003-12-18 2005-06-23 Mcclure David C. Reset initialization
US20050270077A1 (en) * 2004-06-03 2005-12-08 Kwon Kee-Won Method and apparatus for providing a power-on reset signal
US20060044027A1 (en) * 2004-08-24 2006-03-02 Kuan-Yeu Chen Power-on reset circuit
US20060145739A1 (en) * 2004-12-30 2006-07-06 Hynix Semiconductor Inc. Power-up detection circuit that operates stably regardless of variations in process, voltage, and temperature, and semiconductor device thereof
US20070090823A1 (en) * 2005-10-21 2007-04-26 Phison Electronics Corp. [detect/modulate circuit]
US20070159222A1 (en) * 2005-11-25 2007-07-12 Fujitsu Limited Power supply voltage detection circuit
US20100073042A1 (en) * 2008-09-25 2010-03-25 Hynix Semiconductor Inc. Semiconductor memory apparatus
US20100289536A1 (en) * 2009-05-14 2010-11-18 Hynix Semiconductor Inc. Circuit for generating power-up signal of semiconductor memory apparatus
US20110080209A1 (en) * 2009-10-02 2011-04-07 Power Integrations, Inc. Method and apparatus for implementing slew rate control using bypass capacitor
US20130082734A1 (en) * 2011-09-30 2013-04-04 Renesas Electronics Corporation Logic circuit and semiconductor integrated circuit
WO2013079109A1 (en) * 2011-11-30 2013-06-06 Abb Technology Ag An electronic system for an electrical apparatus and related method
EP1986323B1 (en) * 2007-04-06 2014-09-24 Altera Corporation Power-on-reset circuitry
US9628061B2 (en) * 2015-01-14 2017-04-18 Macronix International Co., Ltd. Power drop detector circuit and operating method of same

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100575609B1 (en) * 1999-07-02 2006-05-03 매그나칩 반도체 유한회사 Power-up detection circuit
KR100356070B1 (en) * 2000-09-25 2002-10-11 주식회사 티엘아이 Power-up Circuit having bi-stable latch
US9230613B2 (en) 2012-04-16 2016-01-05 Nanya Technology Corp. Power up detecting system
CN109728031B (en) 2017-10-31 2020-03-24 昆山国显光电有限公司 Organic electroluminescent device, display and mobile communication equipment

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5013935A (en) * 1989-12-18 1991-05-07 Motorola, Inc. CMOS level detctor circuit
US5144159A (en) * 1990-11-26 1992-09-01 Delco Electronics Corporation Power-on-reset (POR) circuit having power supply rise time independence
US5469100A (en) * 1993-06-23 1995-11-21 Sgs Thomson Microelectronics, S.A. Circuit for the generation of a time-stabilized output pulse
US5581206A (en) * 1995-07-28 1996-12-03 Micron Quantum Devices, Inc. Power level detection circuit

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5013935A (en) * 1989-12-18 1991-05-07 Motorola, Inc. CMOS level detctor circuit
US5144159A (en) * 1990-11-26 1992-09-01 Delco Electronics Corporation Power-on-reset (POR) circuit having power supply rise time independence
US5469100A (en) * 1993-06-23 1995-11-21 Sgs Thomson Microelectronics, S.A. Circuit for the generation of a time-stabilized output pulse
US5581206A (en) * 1995-07-28 1996-12-03 Micron Quantum Devices, Inc. Power level detection circuit

Cited By (54)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6469552B2 (en) * 2000-03-29 2002-10-22 Mitsubishi Denki Kabushiki Kaisha Power on reset circuit
US6556058B2 (en) 2000-03-29 2003-04-29 Mitsubishi Denki Kabushiki Kaisha Power on reset circuit
US6710634B2 (en) 2000-03-29 2004-03-23 Renesas Technology Corp. Power on reset circuit
US6320809B1 (en) * 2000-07-05 2001-11-20 Micron Technology, Inc. Low voltage level power-up detection circuit
US6759701B2 (en) * 2000-09-18 2004-07-06 Sony Corporation Transistor circuit
US20020047733A1 (en) * 2000-09-18 2002-04-25 Sony Corporation Transistor circuit
US6801874B2 (en) * 2000-11-11 2004-10-05 Johannes Heidenhain Gmbh Position measuring device and method for the start-up of a position measuring device
US6809565B2 (en) * 2002-08-28 2004-10-26 Fujitsu Limited Semiconductor device
US20040041602A1 (en) * 2002-08-28 2004-03-04 Fujitsu Limited Semiconductor device
US6759852B1 (en) * 2002-09-24 2004-07-06 Xilinx, Inc. VDD detection path in power-up circuit
US6735142B1 (en) 2002-10-01 2004-05-11 Nanoamp Solutions, Inc. Power-up control circuit with a power-saving mode of operation
US7486116B2 (en) * 2003-08-25 2009-02-03 Infineon Technologies Ag Driver device, in particular for a semiconductor device, and method for operating a driver device
US20050077929A1 (en) * 2003-08-25 2005-04-14 Infineon Technologies Ag Driver device, in particular for a semiconductor device, and method for operating a driver device
US20050093590A1 (en) * 2003-10-31 2005-05-05 Ji-Eun Jang Apparatus for generating power-up signal
US7106112B2 (en) 2003-10-31 2006-09-12 Hynix Semiconductor Inc. Apparatus for generating power-up signal
US20050134345A1 (en) * 2003-12-18 2005-06-23 Mcclure David C. Reset initialization
US7208987B2 (en) * 2003-12-18 2007-04-24 Stmicroelectronics, Inc. Reset initialization
US20050270077A1 (en) * 2004-06-03 2005-12-08 Kwon Kee-Won Method and apparatus for providing a power-on reset signal
CN1705230B (en) * 2004-06-03 2010-12-22 三星电子株式会社 Method and apparatus for providing a power-on reset signal
US7199623B2 (en) * 2004-06-03 2007-04-03 Samsung Electronics Co., Ltd. Method and apparatus for providing a power-on reset signal
US7564278B2 (en) 2004-08-24 2009-07-21 Macronix International Co., Ltd. Power-on reset circuit
US7348814B2 (en) * 2004-08-24 2008-03-25 Macronix International Co., Ltd. Power-on reset circuit
US20080150593A1 (en) * 2004-08-24 2008-06-26 Macronix International Co., Ltd. Power-On Reset Circuit
US20060044027A1 (en) * 2004-08-24 2006-03-02 Kuan-Yeu Chen Power-on reset circuit
US7436226B2 (en) 2004-12-30 2008-10-14 Hynix Semiconductor Inc. Power-up detection circuit that operates stably regardless of variations in process, voltage, and temperature, and semiconductor device thereof
US20060145739A1 (en) * 2004-12-30 2006-07-06 Hynix Semiconductor Inc. Power-up detection circuit that operates stably regardless of variations in process, voltage, and temperature, and semiconductor device thereof
US7276889B2 (en) * 2005-10-21 2007-10-02 Phison Electronics Corporation Detect/modulate circuit
US20070090823A1 (en) * 2005-10-21 2007-04-26 Phison Electronics Corp. [detect/modulate circuit]
US20070159222A1 (en) * 2005-11-25 2007-07-12 Fujitsu Limited Power supply voltage detection circuit
US7688121B2 (en) * 2005-11-25 2010-03-30 Fujitsu Microelectronics Limited Power supply voltage detection circuit
EP1986323B1 (en) * 2007-04-06 2014-09-24 Altera Corporation Power-on-reset circuitry
US20100073042A1 (en) * 2008-09-25 2010-03-25 Hynix Semiconductor Inc. Semiconductor memory apparatus
US8120393B2 (en) * 2008-09-25 2012-02-21 Hynix Semiconductor Inc. Semiconductor memory apparatus
US8106689B2 (en) * 2009-05-14 2012-01-31 Hynix Semiconductor Inc. Circuit for generating power-up signal of semiconductor memory apparatus
US7969212B2 (en) * 2009-05-14 2011-06-28 Hynix Semiconductor Inc. Circuit for generating power-up signal of semiconductor memory apparatus
US20110221484A1 (en) * 2009-05-14 2011-09-15 Hynix Semiconductor Inc. Circuit for generating power-up signal of semiconductor memory apparatus
US20100289536A1 (en) * 2009-05-14 2010-11-18 Hynix Semiconductor Inc. Circuit for generating power-up signal of semiconductor memory apparatus
US8729882B2 (en) 2009-10-02 2014-05-20 Power Integrations, Inc. Method and apparatus for implementing slew rate control using bypass capacitor
US8063622B2 (en) * 2009-10-02 2011-11-22 Power Integrations, Inc. Method and apparatus for implementing slew rate control using bypass capacitor
US8299772B2 (en) 2009-10-02 2012-10-30 Power Integrations, Inc. Method and apparatus for implementing slew rate control using bypass capacitor
CN103795240B (en) * 2009-10-02 2016-09-14 电力集成公司 For using bypass capacitor to realize the method and apparatus that slew rate controls
TWI493845B (en) * 2009-10-02 2015-07-21 Power Integrations Inc A circuit for providing a supply voltage
CN102035371B (en) * 2009-10-02 2014-01-29 电力集成公司 Method and apparatus for implementing slew rate control using bypass capacitor
CN103795240A (en) * 2009-10-02 2014-05-14 电力集成公司 Method and apparatus for implementing slew rate control using bypass capacitor
CN102035371A (en) * 2009-10-02 2011-04-27 电力集成公司 Method and apparatus for implementing slew rate control using bypass capacitor
US8970290B2 (en) 2009-10-02 2015-03-03 Power Integrations Inc. Method and apparatus for implementing slew rate control using bypass capacitor
US20110080209A1 (en) * 2009-10-02 2011-04-07 Power Integrations, Inc. Method and apparatus for implementing slew rate control using bypass capacitor
US8922241B2 (en) * 2011-09-30 2014-12-30 Renesas Electronics Corporation Logic circuit and semiconductor integrated circuit
US20130082734A1 (en) * 2011-09-30 2013-04-04 Renesas Electronics Corporation Logic circuit and semiconductor integrated circuit
CN103975528A (en) * 2011-11-30 2014-08-06 Abb技术有限公司 An electronic system for an electrical apparatus and related method
WO2013079109A1 (en) * 2011-11-30 2013-06-06 Abb Technology Ag An electronic system for an electrical apparatus and related method
CN103975528B (en) * 2011-11-30 2017-06-23 Abb技术有限公司 The method of electronic system and correlation for electrical equipment
US9755635B2 (en) 2011-11-30 2017-09-05 Abb Schweiz Ag Electronic system for an electrical apparatus and related method
US9628061B2 (en) * 2015-01-14 2017-04-18 Macronix International Co., Ltd. Power drop detector circuit and operating method of same

Also Published As

Publication number Publication date
JP3945791B2 (en) 2007-07-18
KR19980067523A (en) 1998-10-15
TW365005B (en) 1999-07-21
KR100240423B1 (en) 2000-01-15
JPH10255465A (en) 1998-09-25

Similar Documents

Publication Publication Date Title
US6104221A (en) Power-up detection circuit of a semiconductor device
US7307469B2 (en) Step-down power supply
US7019417B2 (en) Power-on reset circuit with current detection
US6236249B1 (en) Power-on reset circuit for a high density integrated circuit
US5612642A (en) Power-on reset circuit with hysteresis
US5287011A (en) Power-on detecting circuit desirable for integrated circuit equipped with internal step-down circuit
US6313694B1 (en) Internal power voltage generating circuit having a single drive transistor for stand-by and active modes
US5767710A (en) Power-up reset signal generating circuit for an integrated circuit
US5696440A (en) Constant current generating apparatus capable of stable operation
JPH05101658A (en) Dynamic random access memory device
US20050140404A1 (en) Power-up circuit in semiconductor memory device
KR100607180B1 (en) Power-Up reset circuit of semiconductor memory device
JPH0241838B2 (en)
US7831845B2 (en) Power-up circuit and semiconductor memory apparatus with the same
US5610542A (en) Power-up detection circuit
US6335646B1 (en) Power-on reset circuit for generating a reset pulse signal upon detection of a power supply voltage
US5523978A (en) Supply voltage detecting circuit of a semiconductor memory device
KR100403347B1 (en) Power-up generation circuit of semiconductor memory device
US6229290B1 (en) Voltage regulating circuit with a clamp up circuit and a clamp down circuit operating in tandem
KR100528789B1 (en) Clock enable buffer to enter self refresh mode
US6833741B2 (en) Circuit for controlling an initializing circuit in a semiconductor device
JP2851211B2 (en) Input buffer circuit
US5565802A (en) Semiconductor device with differential amplifier operable at high speed
KR0167261B1 (en) The control circuit for power supply
KR100554840B1 (en) Circuit for generating a power up signal

Legal Events

Date Code Title Description
AS Assignment

Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HOON, RYU;REEL/FRAME:009277/0309

Effective date: 19980522

CC Certificate of correction
FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20120815