Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS5502838 A
Publication typeGrant
Application numberUS 08/234,344
Publication date26 Mar 1996
Filing date28 Apr 1994
Priority date28 Apr 1994
Fee statusLapsed
Also published asDE69521426D1, DE69521426T2, EP0757821A1, EP0757821A4, EP0757821B1, WO1995030200A1
Publication number08234344, 234344, US 5502838 A, US 5502838A, US-A-5502838, US5502838 A, US5502838A
InventorsDan Kikinis
Original AssigneeConsilium Overseas Limited
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Temperature management for integrated circuits
US 5502838 A
Abstract
A system for controlling temperature buildup in an IC employs a temperature sensor to provide an indication of the IC temperature to a control circuit which is configured to provide an operational clock rate to the IC which is less than the system clock rate, based on a function of the temperature of the IC or its package. In one embodiment temperature sensors are implemented as solid-state circuitry within different functional areas of a single IC, such as a microprocessor, In other embodiments, operating voltage is lowered as operating frequency is lowered. In yet another embodiment temperature sensing of multiple processors in a system is provided to a controller or controllers which are configured to allocate workload between the processors as a means to limit temperature rise, as well as to lower operational clock rate and to lower operating voltage.
Images(6)
Previous page
Next page
Claims(13)
What is claimed is:
1. In a single integrated circuit (IC) chip having first and second functional circuits occupying distinct first and second regions of the chip, a system for selective regional temperature control, comprising:
a first temperature sensor within the region of the first functional circuit and a first clock rate adjusting circuit supplying operational frequency to the first functional circuit;
a second temperature sensor within the region of the second functional circuit and a second clock rate adjusting circuit supplying operational frequency to the second functional circuit; and
logic control circuitry connected to the first and second temperature sensors and to the first and second clock rate adjusting circuits;
wherein the logic control circuitry signals the first clock rate adjusting circuit to lower clock rate to the first functional circuit in response to increasing temperature sensed by the first temperature sensor, and signals the second clock rate adjusting circuit to lower clock rate to the second functional circuit in response to increasing temperature sensed by the second temperature sensor.
2. A system as in claim 1 wherein the single IC chip is a microprocessor.
3. A system as in claim 1 wherein the first and second temperature sensors comprise solid-state circuitry implemented in the first and second regions of the chip, respectively.
4. A system as in claim 1 further comprising power control circuitry connected to the first and second functional circuits and to the logic control circuitry, wherein the logic control circuitry adjusts voltage to the first functional circuit as a function of the clock frequency provided to the first functional circuit, and adjusts voltage to the second functional circuit as a function of the clock frequency provided to the second functional circuit.
5. A system for controlling temperature of individual microprocessors in a multiprocessor system, wherein the microprocessors are interconnected by a bus, comprising:
a first temperature sensor in contact with a first microprocessor in the multiprocessor system;
a second temperature sensor in contact with a second microprocessor in the multiprocessor system;
a bus controller connected to the bus; and
logic control circuitry connected to the first and second temperature sensors and to the bus control circuitry;
wherein the logic control circuitry monitors the temperature of the first and second microprocessors, and signals the bus controller to route microprocessor tasks preferentially to the microprocessor at the lower temperature.
6. A system as in claim 5 further comprising clock frequency adjusting circuitry connected to the logic control circuitry and to the first and second microprocessors, wherein the logic control circuitry signals the clock frequency adjusting circuitry to lower clock frequency individually to the microprocessors as a function of increasing temperature.
7. A system as in claim 6 further comprising power control circuitry connected to the first and second microprocessors and to the logic control circuitry, wherein the logic control circuitry signals the power control circuitry to lower operating voltage to microprocessors individually in conjunction with lowering clock frequency.
8. A method for selective regional temperature control in a microprocessor chip having first and second distinct functional circuits occupying distinct first and second regions of the chip respectively, comprising steps of:
(a) sensing the temperature of the first region with a first temperature sensor within the first region, and of the second region with a second temperature sensor within the second region;
(b) providing an indication of the temperature of each region to a logic control circuit connected to a clock rate adjusting circuit in turn connected to the first and second functional circuits; and
(c) altering clock rate to the first and second functional circuits individually as a function of the temperature indicated by the first and second temperature sensors respectively.
9. The method of claim 8 wherein the first and second temperature sensors comprise solid-state circuitry implemented in the first and second regions respectively.
10. The method of claim 8 further comprising a step for adjusting operating voltage provided to each functional circuit as a function of the altered clock rate.
11. A method for controlling temperature of individual microprocessors in a multiprocessor system, wherein the microprocessors are interconnected by a bus, comprising steps of:
(a) sensing temperature of individual microprocessors in the multiprocessor system;
(b) reporting the sensed temperatures to a logic control circuit; and
(c) signalling a bus controller connected to the bus to route microprocessor tasks preferentially to microprocessors at the lowest temperatures.
12. The method of claim 11 further comprising a step for lowering clock frequency to microprocessors as a function of increasing temperature.
13. The method of claim 12 further comprising a step for lowering operating voltage to microprocessors in conjunction with lowering operating clock frequency.
Description
FIELD OF THE INVENTION

This invention is ill the area of integrated circuits (ICs) and pertains more specifically to apparatus and methods for controlling the generation of waste heat within ICs while conserving power and maintaining an acceptable level of performance.

BACKGROUND OF THE INVENTION

Integrated circuits are electrical systems comprising solid-state switches (transistors) connected by thin-film conductive traces. Heat is generated by large numbers of transistors in a small area, switching at high frequency. High-frequency switching is a major factor in the generation of heat, because the absolute current flow is proportional to frequency.

There has long been a trend to higher and higher density in IC development, and this trend contributes to heat generation as well. Another factor is associated with use and placement of ICs in circuitry. The high density motivation extends to higher-level circuitry, such as printed circuit boards. In addition, there has long been a trend in the industry to smaller and smaller products, such as the development of laptop computers after desktop units, then notebook computers, then palmtop computers, and recently even smaller units called personal digital assistants.

All of the developments described above lead to increasing difficulty in dissipating the heat generated from IC operation. If heat generated is not disposed of, temperature rises, and if a balance is not reached between heat generation and heat dissipation, temperature may rise to a point where performance is degraded, and even to a point where physical damage may occur. The problems of heat generation and resulting temperature rise are compounded by the fact that, for most materials, resistance increases with temperature.

The problems of heat generation and resulting temperature increase described above apply in particular to microprocessors, and certain characteristics of such temperature problems, though not limited to microprocessors, can be effectively demonstrated and addressed through reference to microprocessors.

FIG. 1 is a somewhat simplified block diagram of a microprocessor comprising several functional units. There are an address unit AU), an execution unit (EU), a bus communication unit BU), and an instruction unit (IU), all connected through address, data, and control buses. This functional-unit architecture is typical of microprocessors, and state-of-the-art microprocessors are generally more complex than that shown in FIG. 1.

Functional units in a microprocessor are typically not used equally. For example, a math-intensive application uses the computational functional unit or units more than other functional units in the microprocessor. As another example, some applications are more memory intensive, or may use logic units to a greater extent. As a result of this unequal utilization, some regions of a CPU generate heat, and therefore tend to increase in temperature, faster than other regions.

Unequal use of regions of a microprocessor can produce hot-spots greatly influencing mechanical stresses in an IC die. ICs are typically manufactured by techniques of layering and selective removal of different materials, so uneven heating may create stresses and flexure because of differing thermal expansion rates for the different materials. The induced stresses and movement can result in micro cracking and fatigue failure.

What is needed is a system implemented on ICs, such as microprocessors, for managing power dissipation to maintain acceptable levels of ICs performance and structural integrity.

SUMMARY OF THE INVENTION

In an embodiment of the present invention, in an integrated circuit (IC) having distinct functional areas, a system is provided for controlling power dissipation in at least one functional area, comprising a temperature sensor in contact with the controlled functional area, and clock adjustment circuitry connected to the controlled functional area for providing an operational clock rate based on the system clock rate for operating the controlled functional area. There is also control circuitry connected to the temperature sensor and to the clock adjustment circuitry, configured for driving the clock adjustment circuitry to provide the operational clock rate as a function of a temperature indication provided by the temperature sensor.

In a preferred embodiment the IC is a microprocessor, and multiple functional units are separately provided with individual operational clock rate based on the system clock rate and the temperature of each functional area. In yet another embodiment, plural microprocessors in a computer system are managed relative to computational and logic load, clock rate, and operating voltage, based on temperature indications from sensors mounted to the IC packages containing the microprocessors.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a somewhat simplified block diagram of a microprocessor.

FIG. 2 is a block diagram of a microprocessor according to an embodiment of the present invention.

FIG. 3 is a block diagram illustrating an alternative embodiment of the present invention.

FIG. 4 is a block diagram illustrating an embodiment providing task management for multiple processors.

FIG. 5 is a block diagram illustrating an alternative embodiment providing power management and clock rate management as well as task management.

FIG. 6 is a logic flow diagram of a control routine useful in an embodiment of the invention.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

FIG. 2 is a block diagram of a microprocessor 11 according to an embodiment of the present invention. Microprocessor 11 comprises an address unit (AU) 13, an execution unit (EU 15, a bus communication unit (BU) 17, and an instruction unit (IU) 19 arranged on a single IC die 12. An address bus 21, a data bus 23 and a control bus 25 interconnect the four functional units. There are also external bus connections that link the microprocessor to other elements (not shown), such as external address bus 22 and external data bus 24. Clock, reset, and power connections are also shown, as typical external connections, though the connections shown are not all of the connections that might be made to the microprocessor.

There are commonalities among the operations of most microprocessor systems. A microprocessor, for example, typically reads an instruction, executes an operation and then reads the next instruction. Bus systems distribute work load between the dedicated functional units both on- and off-chip, according to demand. The clock rate is provided to functional circuitry on all regions of the microprocessor.

In various embodiments of the present invention, temperature-sensing circuitry is provided in the separate regions on the microprocessor IC where different functional units reside, and clock rate to the sensed regions is controlled accordingly to manage the rate of heat generation in each sensed region.

In the microprocessor of FIG. 2, each of the four functional units shown has a temperature sensing circuit. Temperature sensing circuit 14 serves address unit 13, circuit 16 serves execution unit 15, circuit 18 serves bus communication unit 17, and circuit 21 serves instruction unit 19.

There are a number of ways temperature may be indirectly sensed by solid state circuits designed into microprocessor functional regions. For example, circuitry may be incorporated in a functional unit area to respond to test signals according to the temperature of circuit elements. Temperature affects physical and electrical characteristics of materials. As a simple example, because resistance of materials changes in known ways according to temperature fluctuations, a circuit might be included in a functional region with one or more resistor elements, and current and/or voltage changes in response to a known input may be measured as an indication of temperature change. Another way an indication of temperature may be obtained is by including a circuit in each functional area wherein the rate of signal propagation may be measured as an indication of temperature. Yet another way is to incorporate an oscillator circuit arranged in a manner to exhibit a frequency varying with temperature. Various forms of circuitry for indirect measurement of temperature are known in the art, and it will be apparent to those with skill in the art that temperature may be monitored for a semiconductor circuit indirectly in a number of different ways, and the measurements related empirically to temperature.

In the embodiment of the invention depicted in FIG. 2, a clock control circuit is provided as a part of each functional region, and clock line 28 is connected to each instance of clock control circuitry. The clock rate supplied to each region may be altered in response to temperature sensed. Clock control circuit 27 serves address unit 13, clock control circuit 29 serves execution unit 15, clock control circuit 31 serves bus communication unit 17, and clock control circuit 33 serves instruction unit 19.

Circuitry for altering clock rate is also well known in the art, and is commonly used, for example, to divide oscillator rate to drive separate elements in computers, such as processors and bus structures, at specific rates slower than the operating frequency of the system CPU microprocessor of a general-purpose computer system. In a simple form, each clock control circuit in the embodiment shown in FIG. 2 could be a divider circuit externally selectable to pass the full clock rate to the region served, or to divide the clock rate by two.

In other embodiments, circuitry may be provided at each functional unit to divide and manipulate the originally provided clock rate in other ways to provide a lower rate to one or another functional region. Such control circuitry might simply block a portion of the clock signals to the functional unit, so the overall average clock cycle is lowered. Blocking one signal in ten, or ten in a hundred, for example, will result in a 10% reduction in average clock rate to a unit.

There are a wide variety of ways control may be provided for managing temperature to different functional areas on a single IC. In the embodiment of FIG. 2, logic for control is incorporated in the clock control circuit at each functional unit, and simple control routines cycle continuously (while the microprocessor is on and active) at each unit to adjust clock rate according to one or more pre-programmed threshold temperature indications.

In other embodiments, control logic may be in a separate on-chip area (not shown in FIG. 2) with control signals provided to clock control circuitry either at each functional unit or implemented separately from each functional unit. That is, there may be a unique functional unit to provide separate clock signals at a frequency different from frequencies of the other functional units, in response to temperature-related signals from sensor circuitry at each functional unit.

In yet another embodiment, logic and/or clock control circuitry may be implemented off-chip, in a separate controller.

FIG. 3 is a block diagram showing an alternative embodiment of the present invention wherein a temperature sensor 35 is mounted on an external surface of an IC package 37, such as might house a microprocessor. An indication of temperature is delivered via line 39 to a logic control element 41, wherein control routines, using the indication of temperature on line 39 as a reference, output control signals on a control line 43 to a clock control circuit 45. Clock control circuit 45 alters the incoming system clock signal on line 47 to a lower frequency on line 49 to IC package 37.

The control routines may vary widely in nature and scope, and the temperature threshold or thresholds at which action is taken to reduce clock rate may be programmable. In one scheme, a threshold is set at some temperature below the temperature at which performance would be degraded, so a small reduction in the clock rate can limit the temperature increase before the critical temperature is reached.

There may be, in the control routines, multiple thresholds at which more and more drastic clock reductions are implemented. For example, an exemplary control routine might decrease the clock rate by 10% at a first temperature, then a further 10% for each increase in temperature of a specified ΔT. If ΔT is 10 C., for example, at the first threshold the control routines would decrease the clock rate to the chip by 10%, then by an additional 10% for each 10 C. temp rise. The 10% may be either of the original clock rate, or the real-time rate clock rate. Of course, as temperature falls, the same control routines would increase the clock rate to the chip for each 10 C. drop in temperature, until the clock rate is again 100% of the system rate on line 47.

In another aspect of the invention, controller 47 is configured to control power to the chip as well as clock rate. In this case, referring to FIG. 3, the system voltage for IC circuitry, VCC, is an input to controller 45, and controller 45 provides power at the system voltage or a reduced voltage to IC package 37 on line 53. When the clock rate is slowed, the voltage is also decreased, resulting in a further power saving. This feature of the invention may be employed down to a threshold voltage considered safe for operation at the reduced clock rate.

FIG. 4 is a block diagram showing four microprocessor packages 55, 57, 59, and 61 associated with a bus 63, wherein a controller chip (or chip set) 65 may control access to the four microprocessors. In the multi-processor system, many procedures initiated by the system CPU may be performed by any one of the four parallel processors. The number of processors in this example is arbitrary. It could be as few as two, or many more than the four shown.

Each microprocessor package has a temperature sensor mounted in a manner to sense the temperature of each individual microprocessor package. In this case, temperature sensor 67 is mounted on package 55, sensor 69 on package 57, sensor 71 on package 59, and sensor 73 on package 61. Each sensor reports separately to controller 65, providing an input whereby the controller may shift computational and logic load from one microprocessor package to another, providing load management to limit temperature rise.

In a further embodiment, controller 65 may also control clock rates to the multiple processors, as illustrated by FIG. 5. In this embodiment, controller 65 not only manages computational and logic load to each of the processors based on temperature, but also controls the clock rate to each processor. The system clock rate is provided to controller 65 on line 83, and controller 65 provides the system rate or a reduced rate to each of the multiple processors via lines 85, 87, 89, and 9I, based on the temperature indicated by each sensor at each processor.

In yet a further embodiment, controller 65 may control operating voltage to each processor via lines 93, 95, 97, and 99, from a system input voltage on line 101. There are a number of ways the voltage may be controlled, based on load and operating temperature, as described above for the embodiment of FIG. 3. Generally, the voltage may be lowered for a lower clock rate, thereby saving power use and further temperature increase, as long as the operating voltage is kept high enough for reliable operation.

Voltage control may similarly be accomplished in a variety of ways. For example, a selection of voltage levels may be provided to controller 65, which may then switch one or another according to decisions of the control circuitry relative to temperature information. Controller 65 may also operate another circuit for voltage management, which in turn would provide lowered voltages to different ones of the multiple processors in accordance with decisions of the control routines.

The control routines necessary to facilitate different embodiments of the present invention may be stored in a variety of ways, and executed also in a variety of ways. Control routines for load and clock management according to various embodiments of the invention may a part of a system BIOS, for example, and may be executed by the system CPU microprocessor. In the case of multiple-processor systems, any one of the multiple processors may be designated the operating unit for temperature and load management.

FIG. 6 is a flow diagram for a general control routine applicable to controlling temperature buildup in either an area (functional unit) or a complete IC, depending on how temperature sensors are arranged and how clock circuitry is provided. Firstly there needs to be a programmable variable TTH, which is the threshold temperature below which no reduction in clock rate (clk) is to occur. Secondly, there needs to be a relationship (function) defining the reduction in clk to the affected element or area relative to the system clock rate (clkSYS), in this case illustrated by clk=f(clkSYS, T-TTH).

At step 103 in FIG. 6, a user or programmer sets TTH. In some embodiments, this value is preprogrammed, and in others, it may be a variable accessible to the user to be set. At step 105 temperature T is measured for an area or component. At step 107 it is determined whether T is equal to or greater than TTH. If the temperature is below TTH control loops back to steps 105. If T is at or above T-TTH, control goes to step 109 where the magnitude of T-TTH is determined. At step 111 clk is set as a function of the system clock rate clkSYS and the magnitude of the difference in T and TTH. Control then loops back again to step 105.

It will be apparent to one with skill in the art that there is a broad variety of functional possibilities for setting clk in accordance with temperature. Also, as was described above, operating voltage may be lowered as clk is lowered to provide a further benefit in temperature management and power usage.

It will be apparent to one with skill in the art that there are many changes that might be made without departing from the spirit and scope of the invention. Several alternatives have been described above. For example, multiple temperature sensors may be provided to sense temperatures of different functional areas on a single IC, such as a microprocessor. Alternatively, clock rate may be controlled to an entire IC based on the output of a single temperature sensor, which may be mounted on an existing IC. This embodiment is useful for application to existing circuits and PC boards.

There are similarly many algorithms that may be incorporated to reduce clock rate as a function of temperature and system clock rate. There are also many ways control routines may be written to accomplish the purposes of the invention, and examples are provided above. There are many other alterations that may be made within the spirit and scope of the invention.

Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US4092693 *11 Mar 197730 May 1978Pioneer Electronic CorporationTemperature sensing protection circuit for ic power chip having thermal hysteresis characteristic
US4625128 *23 Sep 198525 Nov 1986Gte Communication Systems Corp.Integrated circuit temperature sensor
US4918505 *19 Jul 198817 Apr 1990Tektronix, Inc.Method of treating an integrated circuit to provide a temperature sensor that is integral therewith
US5094546 *6 Dec 199010 Mar 1992Ricoh Company, Ltd.Ic temperature sensor with reference voltages supplied to transistor bases
US5287292 *16 Oct 199215 Feb 1994Picopower Technology, Inc.Heat regulator for integrated circuits
US5315214 *10 Jun 199224 May 1994Metcal, Inc.Dimmable high power factor high-efficiency electronic ballast controller integrated circuit with automatic ambient over-temperature shutdown
US5359234 *1 Feb 199325 Oct 1994Codex, Corp.Circuit and method of sensing process and temperature variation in an integrated circuit
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US5713030 *11 Oct 199527 Jan 1998Vlsi Technology, Inc.Thermal management device and method for a computer processor
US5721837 *15 Oct 199624 Feb 1998Elonex I.P. Holdings, Ltd.Micro-personal digital assistant including a temperature managed CPU
US5798918 *29 Apr 199625 Aug 1998International Business Machines CorporationPerformance-temperature optimization by modulating the switching factor of a circuit
US5805403 *28 Mar 19968 Sep 19983Com Ltd.Integrated circuit temperature monitoring and protection system
US5832284 *23 Dec 19963 Nov 1998International Business Machines CorporationSelf regulating temperature/performance/voltage scheme for micros (X86)
US5835700 *16 Aug 199610 Nov 1998Seagate Technology, Inc.SCSI-coupled module for monitoring and controlling SCSI-coupled raid bank and bank environment
US5940786 *22 Nov 199617 Aug 1999Eaton CorporationTemperature regulated clock rate for microprocessors
US5948106 *25 Jun 19977 Sep 1999Sun Microsystems, Inc.System for thermal overload detection and prevention for an integrated circuit processor
US5956563 *6 Jun 199521 Sep 1999International Business Machines CorporationMethod for reducing a transient thermal mismatch
US5966510 *29 Dec 199712 Oct 1999Seagate Technology, Inc.SCSI-coupled module for monitoring and controlling SCSI-coupled raid bank and bank environment
US5974557 *18 Aug 199726 Oct 1999Thomas; C. DouglassMethod and system for performing thermal and power management for a computer
US6000036 *17 Jul 19967 Dec 1999International Business Machines Corp.Logical steering to avoid hot spots on integrated circuits
US6047248 *19 Oct 19984 Apr 2000International Business Machines CorporationPerformance-temperature optimization by cooperatively varying the voltage and frequency of a circuit
US6058012 *27 Apr 19982 May 2000Compaq Computer CorporationApparatus, method and system for thermal management of an electronic system having semiconductor devices
US6119241 *30 Oct 199812 Sep 2000International Business Machines CorporationSelf regulating temperature/performance/voltage scheme for micros (X86)
US6158012 *28 Feb 19955 Dec 2000Texas Instruments IncorporatedReal-time power conservation and thermal management for computers
US6216235 *10 Jul 199910 Apr 2001C. Douglass ThomasThermal and power management for computer systems
US627264325 Jan 19997 Aug 2001Dell Usa, L.P.Electronic component desired voltage level comparison
US6393577 *15 Jul 199821 May 2002Matsushita Electric Industrial Co., Ltd.Semiconductor integrated circuit system, semiconductor integrated circuit and method for driving semiconductor integrated circuit system
US6397343 *19 Mar 199928 May 2002Microsoft CorporationMethod and system for dynamic clock frequency adjustment for a graphics subsystem in a computer
US640833413 Jan 199918 Jun 2002Dell Usa, L.P.Communications system for multiple computer system management circuits
US64272111 Dec 200030 Jul 2002Texas Instruments IncorporatedReal-time power conservation and thermal management for electronic devices
US648766812 Feb 200126 Nov 2002C. Douglass ThomasThermal and power management to computer systems
US6510400 *28 Mar 200021 Jan 2003Nec CorporationTemperature control circuit for central processing unit
US663317126 Mar 200114 Oct 2003Dell Products L.P.Electronic component desired voltage level comparison
US672461513 Jun 200120 Apr 2004Fujitsu LimitedPortable-type information apparatus
US6785826 *17 Jul 199631 Aug 2004International Business Machines CorporationSelf power audit and control circuitry for microprocessor functional units
US6786639 *30 Aug 20027 Sep 2004International Business Machines CorporationDevice for sensing temperature of an electronic chip
US680411327 Mar 200312 Oct 2004Fujitsu LimitedPortable-type information apparatus
US6836849 *5 Apr 200128 Dec 2004International Business Machines CorporationMethod and apparatus for controlling power and performance in a multiprocessing system according to customer level operational requirements
US6848054 *13 Dec 199525 Jan 2005Texas Instruments IncorporatedReal-time computer thermal management and power conservation
US68598862 Oct 200122 Feb 2005Lsi Logic CorporationIO based embedded processor clock speed control
US6889332 *11 Dec 20013 May 2005Advanced Micro Devices, Inc.Variable maximum die temperature based on performance state
US6892312 *30 Oct 200110 May 2005Lsi Logic CorporationPower monitoring and reduction for embedded IO processors
US690152426 Mar 200231 May 2005Texas Instruments IncorporatedProcessor having real-time power conservation and thermal management
US691221731 Jul 200128 Jun 2005Lsi Logic CorporationProtocol stack encapsulation for voice processor
US694896619 Nov 200127 Sep 2005Fujitsu LimitedPortable-type information apparatus
US695735215 Mar 200218 Oct 2005Intel CorporationProcessor temperature control interface
US6987399 *17 Nov 200417 Jan 2006Hon Hai Precision Industry Co., Ltd.Systems and method for testing and recording temperatures of a CPU
US7003563 *2 Nov 200121 Feb 2006Hewlett-Packard Development Company, L.P.Remote management system for multiple servers
US7036030 *7 Feb 200225 Apr 2006Advanced Micro Devices, Inc.Computer system and method of using temperature measurement readings to detect user activity and to adjust processor performance
US704340512 Oct 20049 May 2006Intel CorporationDistribution of processing activity in a multiple core microprocessor
US7076672 *14 Oct 200211 Jul 2006Intel CorporationMethod and apparatus for performance effective power throttling
US70860586 Jun 20021 Aug 2006International Business Machines CorporationMethod and apparatus to eliminate processor core hot spots
US710006118 Jan 200029 Aug 2006Transmeta CorporationAdaptive power control
US7111178 *28 Sep 200119 Sep 2006Intel CorporationMethod and apparatus for adjusting the voltage and frequency to minimize power dissipation in a multiprocessor system
US711297830 Sep 200426 Sep 2006Transmeta CorporationFrequency specific closed loop feedback control of integrated circuits
US7123995 *3 May 200417 Oct 2006Sun Microsystems, Inc.Dynamic circuit operation adjustment based on distributed on-chip temperature sensors
US7144152 *13 Jan 20055 Dec 2006Intel CorporationApparatus for thermal management of multiple core microprocessors
US716799322 Oct 200223 Jan 2007Thomas C DouglassThermal and power management for computer systems
US7194646 *7 Dec 199520 Mar 2007Texas Instruments IncorporatedReal-time thermal management for computers
US7197419 *3 Feb 200527 Mar 2007International Business Machines CorporationSystem and method for thermal monitoring of IC using sampling periods of invariant duration
US7219241 *30 Nov 200215 May 2007Intel CorporationMethod for managing virtual and actual performance states of logical processors in a multithreaded processor using system management mode
US722824231 Dec 20025 Jun 2007Transmeta CorporationAdaptive power control based on pre package characterization of integrated circuits
US723712826 May 200426 Jun 2007Intel CorporationMethod and apparatus to dynamically change an operating frequency and operating voltage of an electronic device
US7246022 *20 Jun 200517 Jul 2007Intel CorporationInitiation of differential link retraining upon temperature excursion
US726073123 Oct 200021 Aug 2007Transmeta CorporationSaving power when in or transitioning to a static mode of a processor
US727501230 Dec 200225 Sep 2007Intel CorporationAutomated method and apparatus for processor thermal validation
US729318617 Jan 20076 Nov 2007Thomas C DouglassThermal and power management for computer systems
US7330983 *14 Jun 200412 Feb 2008Intel CorporationTemperature-aware steering mechanism
US733609029 Aug 200626 Feb 2008Transmeta CorporationFrequency specific closed loop feedback control of integrated circuits
US733609219 Jul 200626 Feb 2008Transmeta CorporationClosed loop feedback control of integrated circuits
US734604831 Jul 200118 Mar 2008Lsi Logic CorporationEfficient high density voice processor
US7349762 *10 Nov 200525 Mar 2008Kabushiki Kaisha ToshibaSystems and methods for thermal management
US7356474 *19 Sep 20028 Apr 2008International Business Machines CorporationSystem and method for remotely enforcing operational protocols
US738943825 May 200517 Jun 2008Texas Instruments IncorporatedMethod for detecting temperature and activity associated with a processor and using the results for controlling power dissipation associated with a processor
US7406423 *14 Nov 200729 Jul 2008International Business Machines CorporationRemotely enforcing operational protocols
US741861120 Sep 200626 Aug 2008Thomas C DouglassThermal and power management for computer systems
US74513333 Sep 200411 Nov 2008Intel CorporationCoordinating idle state transitions in multi-core processors
US7455450 *7 Oct 200525 Nov 2008Advanced Micro Devices, Inc.Method and apparatus for temperature sensing in integrated circuits
US7464276 *19 Sep 20069 Dec 2008Intel CorporationMethod and apparatus for adjusting the voltage and frequency to minimize power dissipation in a multiprocessor system in response to compute load
US7478253 *21 May 200413 Jan 2009Intel CorporationReduction of power consumption in electrical devices
US747975324 Feb 200420 Jan 2009Nvidia CorporationFan speed controller
US748701211 May 20073 Feb 2009International Business Machines CorporationMethods for thermal management of three-dimensional integrated circuits
US750619022 Jun 200717 Mar 2009Thomas C DouglassThermal and power management for computer systems
US756223322 Jun 200414 Jul 2009Transmeta CorporationAdaptive control of operating and body bias voltages
US759670825 Apr 200629 Sep 2009Sameer HalepeteAdaptive power control
US759873117 Apr 20076 Oct 2009Robert Paul MasleidSystems and methods for adjusting threshold voltage
US762640926 Sep 20061 Dec 2009Koniaris Kleanthes GFrequency specific closed loop feedback control of integrated circuits
US763393615 Jan 200815 Dec 2009Lsi CorporationTime-slot interchange circuit
US764283512 Nov 20035 Jan 2010Robert FuSystem for substrate potential regulation during power-up in integrated circuits
US764940223 Dec 200319 Jan 2010Tien-Min ChenFeedback-controlled body-bias voltage source
US7653824 *3 Aug 200626 Jan 2010Dell Products, LpSystem and method of managing heat in multiple central processing units
US7657772 *13 Feb 20032 Feb 2010International Business Machines CorporationThermally aware integrated circuit
US766497030 Dec 200516 Feb 2010Intel CorporationMethod and apparatus for a zero voltage processor sleep state
US769247723 Dec 20036 Apr 2010Tien-Min ChenPrecise control component for a substrate potential regulation circuit
US771934421 Feb 200618 May 2010Tien-Min ChenStabilization component for a substrate potential regulation circuit
US773033010 Aug 20051 Jun 2010Marc FleischmannSystem and method for saving and restoring a processor state without executing any instructions from a first instruction set
US7730335 *10 Jun 20041 Jun 2010Marvell World Trade Ltd.Low power computer with main and auxiliary processors
US77395314 Mar 200515 Jun 2010Nvidia CorporationDynamic voltage scaling
US7761191 *12 Dec 200620 Jul 2010Nvidia CorporationManagement of operation of an integrated circuit
US776172311 Aug 200520 Jul 2010Intel CorporationProcessor temperature control interface
US777462522 Jun 200410 Aug 2010Eric Chien-Li ShengAdaptive voltage control by accessing information stored within and specific to a microprocessor
US778211019 Jul 200724 Aug 2010Koniaris Kleanthes GSystems and methods for integrated circuits comprising multiple body bias domains
US778675630 Sep 200531 Aug 2010Vjekoslav SvilanMethod and system for latchup suppression
US779329122 Dec 20047 Sep 2010International Business Machines CorporationThermal management of a multi-processor computer system
US780087927 Jul 200621 Sep 2010Agere Systems Inc.On-chip sensor array for temperature management in integrated circuits
US7814489 *23 Feb 200512 Oct 2010Kabushiki Kaisha ToshibaProcessor system with temperature sensor and control method of the same
US78167426 Apr 200619 Oct 2010Koniaris Kleanthes GSystems and methods for integrated circuits comprising multiple body biasing domains
US782299619 Mar 200726 Oct 2010Texas Instruments IncorporatedMethod for implementing thermal management in a processor and/or apparatus and/or system employing the same
US784761922 Apr 20087 Dec 2010Tien-Min ChenServo loop for well bias voltage source
US784933230 May 20037 Dec 2010Nvidia CorporationProcessor voltage adjustment system and method
US785906230 Sep 200428 Dec 2010Koniaris Kleanthes GSystems and methods for integrated circuits comprising multiple body biasing domains
US7870337 *28 Nov 200711 Jan 2011International Business Machines CorporationPower-aware line intervention for a multiprocessor snoop coherency protocol
US787040421 Aug 200711 Jan 2011Andrew ReadTransitioning to and from a sleep state of a processor
US787801630 Dec 20041 Feb 2011Intel CorporationDevice and method for on-die temperature measurement
US788236914 Nov 20021 Feb 2011Nvidia CorporationProcessor performance adjustment system and method
US7886164 *30 May 20038 Feb 2011Nvidia CorporationProcessor temperature adjustment system and method
US7900067 *13 May 20081 Mar 2011Broadcom CorporationBattery powered device with dynamic and performance management
US793759925 Aug 20083 May 2011Ipventure, Inc.Thermal and power management for computer systems
US794167531 Dec 200210 May 2011Burr James BAdaptive power control
US794986428 Sep 200524 May 2011Vjekoslav SvilanBalanced adaptive body bias control
US79498871 Nov 200624 May 2011Intel CorporationIndependent power control of processing cores
US795399031 Dec 200231 May 2011Stewart Thomas EAdaptive power control based on post package characterization of integrated circuits
US79539938 Nov 200731 May 2011Intel CorporationMethod and apparatus for a zero voltage processor sleep state
US796651127 Jul 200421 Jun 2011Intel CorporationPower management coordination in multi-core processors
US7992151 *30 Nov 20062 Aug 2011Intel CorporationMethods and apparatuses for core allocations
US802274730 Nov 200920 Sep 2011Robert FuSystem for substrate potential regulation during power-up in integrated circuits
US80401491 Sep 200918 Oct 2011Koniaris Kleanthes GFrequency specific closed loop feedback control of integrated circuits
US80512767 Jul 20061 Nov 2011International Business Machines CorporationOperating system thread scheduling for optimal heat dissipation
US8069358 *21 Aug 200929 Nov 2011Intel CorporationIndependent power control of processing cores
US808508430 Nov 200927 Dec 2011Robert FuSystem for substrate potential regulation during power-up in integrated circuits
US814087210 Jun 200820 Mar 2012Marc FleischmannRestoring processor context in response to processor power-up
US819385219 Feb 20105 Jun 2012Tien-Min ChenPrecise control component for a substrate potential regulation circuit
US819585621 Jul 20105 Jun 2012Martin VorbachI/O and memory bus system for DFPS and units with two- or multi-dimensional programmable cell architectures
US82096537 Oct 200826 Jun 2012Martin VorbachRouter
US822291425 Aug 200917 Jul 2012Robert Paul MasleidSystems and methods for adjusting threshold voltage
US825050317 Jan 200721 Aug 2012Martin VorbachHardware definition method including determining whether to implement a function as hardware or software
US82663376 Dec 200711 Sep 2012International Business Machines CorporationDynamic logical data channel assignment using channel bitmap
US828110820 Jan 20032 Oct 2012Martin VorbachReconfigurable general purpose processor having time restricted configurations
US83018724 May 200530 Oct 2012Martin VorbachPipeline configuration protocol and configuration unit communication
US83102744 Mar 201113 Nov 2012Martin VorbachReconfigurable sequencer structure
US831220021 Jul 201013 Nov 2012Martin VorbachProcessor chip including a plurality of cache elements connected to a plurality of processor cores
US8312301 *30 Sep 200913 Nov 2012Martin VorbachMethods and devices for treating and processing data
US831951525 Aug 200927 Nov 2012Robert Paul MasleidSystems and methods for adjusting threshold voltage
US837065814 Jul 20095 Feb 2013Eric Chen-Li ShengAdaptive control of operating and body bias voltages
US837066311 Feb 20085 Feb 2013Nvidia CorporationPower management with dynamic frequency adjustments
US840752524 Oct 201126 Mar 2013Pact Xpp Technologies AgMethod for debugging reconfigurable architectures
US842047231 Aug 201016 Apr 2013Kleanthes G. KoniarisSystems and methods for integrated circuits comprising multiple body biasing domains
US8424006 *3 Jun 201016 Apr 2013International Business Machines CorporationTask assignment on heterogeneous three-dimensional/stacked microarchitectures
US842938519 Sep 200223 Apr 2013Martin VorbachDevice including a field having function cells and information providing cells controlled by the function cells
US843667511 Jan 20107 May 2013Tien-Min ChenFeedback-controlled body-bias voltage source
US84427845 Jun 200714 May 2013Andrew ReadAdaptive power control based on pre package characterization of integrated circuits
US845182730 Oct 200928 May 2013Lsi CorporationTime-slot interchange circuit
US84683298 Jun 201218 Jun 2013Martin VorbachPipeline configuration protocol and configuration unit communication
US84715934 Nov 201125 Jun 2013Martin VorbachLogic cell array and bus system
US84892174 Jan 201116 Jul 2013International Business Machines CorporationThermal cycling and gradient management in three-dimensional stacked architectures
US85048521 Mar 20116 Aug 2013Broadcom CorporationBattery powered device with dynamic power and performance management
US856653816 Aug 201122 Oct 2013International Business Machines CorporationAdministering thermal distribution among memory modules with call stack frame size management
US856662122 Oct 201022 Oct 2013Texas Instruments IncorporatedMethod for implementing thermal management in a processor and/or apparatus and/or system employing the same
US856662714 Jul 200922 Oct 2013Sameer HalepeteAdaptive power control
US857241626 May 201029 Oct 2013Marvell World Trade Ltd.Low power computer with main and auxiliary processors
US8575993 *28 Sep 20115 Nov 2013Broadcom CorporationIntegrated circuit with pre-heating for reduced subthreshold leakage
US858963511 Dec 201219 Nov 2013International Business Machines CorporationAdministering thermal distribution among memory modules with call stack frame size management
US859316916 Sep 201126 Nov 2013Kleanthes G. KoniarisFrequency specific closed loop feedback control of integrated circuits
US86297111 May 201214 Jan 2014Tien-Min ChenPrecise control component for a substarate potential regulation circuit
US8665592 *25 Oct 20114 Mar 2014Advanced Micro Devices, Inc.Heat management using power management information
US86864759 Feb 20111 Apr 2014Pact Xpp Technologies AgReconfigurable elements
US868654930 Sep 20091 Apr 2014Martin VorbachReconfigurable elements
US869751214 Dec 201015 Apr 2014Kleanthes G. KoniarisSystems and methods for integrated circuits comprising multiple body biasing domains
US870706216 Feb 201022 Apr 2014Intel CorporationMethod and apparatus for powered off processor core mode
US870706631 May 201122 Apr 2014Intel CorporationMethod and apparatus for a zero voltage processor sleep state
US872604821 Jun 201113 May 2014Intel CorporationPower management coordination in multi-core processors
US872625010 Mar 201013 May 2014Pact Xpp Technologies AgConfigurable logic integrated circuit having a multidimensional structure of configurable elements
US87758434 Feb 20138 Jul 2014Nvidia CorporationPower management with dynamic frequency adjustments
US878164129 Dec 201015 Jul 2014Intel CorporationMethod and apparatus for external processor thermal control
US880355225 Sep 201212 Aug 2014Pact Xpp Technologies AgReconfigurable sequencer structure
US880624721 Dec 201212 Aug 2014Intellectual Venture Funding LlcAdaptive power control
US881007311 Nov 201019 Aug 2014Blackberry LimitedSelecting a power path based on temperature
US8812169 *31 Oct 200519 Aug 2014Hewlett-Packard Development Company, L.P.Heat sink verification
US881950530 Jun 200926 Aug 2014Pact Xpp Technologies AgData processor having disabled cores
US883900628 May 201016 Sep 2014Nvidia CorporationPower consumption reduction systems and methods
US88565681 Jun 20127 Oct 2014Intel CorporationIndependent power control of processing cores
US88691217 Jul 201121 Oct 2014Pact Xpp Technologies AgMethod for the translation of programs for reconfigurable architectures
US887494828 Oct 201328 Oct 2014Marvell World Trade Ltd.Apparatuses for operating, during respective power modes, transistors of multiple processors at corresponding duty cycles
US890996129 Nov 20119 Dec 2014Ati Technologies UlcMethod and apparatus for adjusting power consumption level of an integrated circuit
US891459030 Sep 200916 Dec 2014Pact Xpp Technologies AgData processing method and device
US8949635 *28 Sep 20073 Feb 2015Intel CorporationIntegrated circuit performance improvement across a range of operating conditions and physical constraints
US8972957 *11 Dec 20123 Mar 2015International Business Machines CorporationThermal-aware source code compilation
US899689914 May 201231 Mar 2015Intel CorporationIndependent power control of processing cores
US90060003 May 201214 Apr 2015Sandisk Technologies Inc.Tj temperature calibration, measurement and control of semiconductor devices
US902127914 Apr 201128 Apr 2015Intel CorporationIndependent power control of processing cores
US902681031 Dec 20125 May 2015Intellectual Venture Funding LlcAdaptive control of operating and body bias voltages
US903780711 Nov 201019 May 2015Pact Xpp Technologies AgProcessor arrangement on a chip including data processing, memory, and interface elements
US90378856 Oct 201019 May 2015Intel CorporationIndependent power control of processing cores
US907560517 Oct 20127 Jul 2015Pact Xpp Technologies AgMethods and devices for treating and processing data
US908157516 Apr 201414 Jul 2015Intel CorporationMethod and apparatus for a zero voltage processor sleep state
US910000316 Jul 20124 Aug 2015Robert Paul MasleidSystems and methods for adjusting threshold voltage
US91347827 May 200715 Sep 2015Nvidia CorporationMaintaining optimum voltage supply to match performance of an integrated circuit
US914118025 Feb 201522 Sep 2015Intel CorporationMethod and apparatus for a zero voltage processor sleep state
US9152517 *21 Apr 20116 Oct 2015International Business Machines CorporationProgrammable active thermal control
US915835530 Jun 200813 Oct 2015Marvell World Trade Ltd.Dynamic core switching
US91648989 Sep 201120 Oct 2015International Business Machines CorporationAdministering thermal distribution among memory modules of a computing system
US916489911 Dec 201220 Oct 2015International Business Machines CorporationAdministering thermal distribution among memory modules of a computing system
US920981630 Sep 20138 Dec 2015Broadcom CorporationPre-heating for reduced subthreshold leakage
US922338925 Sep 201429 Dec 2015Intel CorporationMethod and apparatus for a zero voltage processor
US922339025 Sep 201429 Dec 2015Intel CorporationMethod and apparatus for a zero voltage processor
US923525816 Apr 201412 Jan 2016Intel CorporationMethod and apparatus for a zero voltage processor
US925626530 Dec 20099 Feb 2016Nvidia CorporationMethod and system for artificially and dynamically limiting the framerate of a graphics processing unit
US93665841 Nov 201314 Jun 2016Sensirion AgPortable electronic device
US939678723 Dec 201119 Jul 2016Intel CorporationMemory operations using system thermal sensor data
US940724116 Aug 20122 Aug 2016Kleanthes G. KoniarisClosed loop feedback control of integrated circuits
US943626410 Jan 20116 Sep 2016Intellectual Ventures Holding 81 LlcSaving power when in or transitioning to a static mode of a processor
US9490003 *31 Mar 20118 Nov 2016Intel CorporationInduced thermal gradients
US951388416 Aug 20116 Dec 2016International Business Machines CorporationThermal-aware source code compilation
US954872526 Nov 201317 Jan 2017Intellectual Ventures Holding 81 LlcFrequency specific closed loop feedback control of integrated circuits
US9552047 *19 Mar 201424 Jan 2017Pact Xpp Technologies AgMultiprocessor having runtime adjustable clock and clock dependent power supply
US956286912 Feb 20157 Feb 2017Sensirion AgPortable electronic device
US965867823 Dec 201123 May 2017Intel CorporationInduced thermal gradients
US967129629 May 20146 Jun 2017Sensirion AgPortable electronic device with integrated temperature sensor
US969036619 Aug 201627 Jun 2017Intellectual Ventures Holding 81 LlcSaving power when in or transitioning to a static mode of a processor by using feedback-configured voltage regulator
US969621429 Apr 20144 Jul 2017Sensirion AgPortable electronic device with inside temperature calibation
US978462429 Apr 201410 Oct 2017Sensirion AgPortable electronic device with compensated ambient temperature measurement
US20020087903 *29 Dec 20004 Jul 2002James HermerdingMechanism for managing power generated in a computer system
US20020147932 *5 Apr 200110 Oct 2002International Business Machines CorporationControlling power and performance in a multiprocessing system
US20030065960 *28 Sep 20013 Apr 2003Stefan RusuMethod and apparatus for adjusting the voltage and frequency to minimize power dissipation in a multiprocessor system
US20030088655 *2 Nov 20018 May 2003Leigh Kevin B.Remote management system for multiple servers
US20030110423 *11 Dec 200112 Jun 2003Advanced Micro Devices, Inc.Variable maximum die temperature based on performance state
US20030177405 *15 Mar 200218 Sep 2003Greiner Robert J.Processor temperature control interface
US20030229662 *6 Jun 200211 Dec 2003International Business Machines CorporationMethod and apparatus to eliminate processor core hot spots
US20040071184 *14 Oct 200215 Apr 2004Alon NavehMethod and apparatus for performance effective power throttling
US20040107369 *30 Nov 20023 Jun 2004Barnes CooperApparatus and method for multi-threaded processors performance control
US20040128090 *31 Dec 20021 Jul 2004Andrew ReadAdaptive power control based on pre package characterization of integrated circuits
US20040128101 *30 Dec 20021 Jul 2004Hermerding James G.Automated method and apparatus for processor thermal validation
US20040128567 *31 Dec 20021 Jul 2004Tom StewartAdaptive power control based on post package characterization of integrated circuits
US20040159904 *13 Feb 200319 Aug 2004International Business Machines CorporationThermally aware integrated circuit
US20050028616 *4 Aug 200410 Feb 2005Msp CorporationCascade impactor with individually driven impactor plates
US20050132344 *20 Jan 200316 Jun 2005Martin VorbachMethod of compilation
US20050140385 *17 Nov 200430 Jun 2005Hon Hai Precision Industry Co., Ltd.System and method for testing and recording temperatures of a CPU
US20050180488 *13 Jan 200518 Aug 2005Stefan RusuApparatus for thermal management of multiple core microprocessors
US20050223254 *25 May 20056 Oct 2005Watts La Vaughn F JrMethod for implementing thermal and power management in a processor and/or apparatus and/or system employing the same
US20050223255 *25 May 20056 Oct 2005Watts La Vaughn F JrMethod for implementing thermal and power management in a processor and/or apparatus and/or system employing the same
US20050223256 *25 May 20056 Oct 2005Watts La Vaughn F JrMethod for implementing thermal and power management in a processor and/or apparatus and/or system employing the same
US20050223257 *25 May 20056 Oct 2005Watts La Vaughn F JrProcessor employing implementing real-time power conservation and thermal management
US20050223258 *27 May 20056 Oct 2005Watts La V F JrApparatus employing real-time power conservation and thermal management
US20050273634 *11 Aug 20058 Dec 2005Greiner Robert JProcessor temperature control interface
US20050278555 *14 Jun 200415 Dec 2005Pedro ChaparroTemperature-aware steering mechanism
US20050278559 *10 Jun 200415 Dec 2005Marvell World Trade Ltd.Low power computer with main and auxiliary processors
US20060026447 *27 Jul 20042 Feb 2006Intel CorporationPower management coordination in multi-core processors
US20060053316 *2 Aug 20059 Mar 2006Lenovo (Singapore) Pte. Ltd.Information processing apparatus, control method, and program product
US20060053326 *3 Sep 20049 Mar 2006Intel CorporationCoordinating idle state transitions in multi-core processors
US20060095911 *23 Feb 20054 May 2006Goh UemuraProcessor system with temperature sensor and control method of the same
US20060137377 *29 Dec 200429 Jun 2006Samson Eric CMethod and apparatus for external processor thermal control
US20060149974 *30 Dec 20046 Jul 2006Efraim RotemDevice and method for on-die temperature measurement
US20060173645 *3 Feb 20053 Aug 2006International Business Machines CorporationSystem and method for thermal monitoring of IC using sampling periods of invariant duration
US20060245225 *19 Sep 20022 Nov 2006Martin VorbachReconfigurable elements
US20060284733 *20 Jun 200521 Dec 2006Mccall James AInitiation of differential link retraining upon temperature excursion
US20070011433 *5 Apr 200411 Jan 2007Martin VorbachMethod and device for data processing
US20070016814 *19 Sep 200618 Jan 2007Stefan RusuMethod and apparatus for adjusting the voltage and frequency to minimize power dissipation in a multiprocessor system
US20070016815 *28 Jun 200618 Jan 2007Barnes CooperCPU power management based on utilization with lowest performance mode at the mid-utilization range
US20070079160 *12 Sep 20065 Apr 2007Kabushiki Kaisha ToshibaController and method of controlling multiprocessor
US20070081575 *7 Oct 200512 Apr 2007Advanced Micro Devices, Inc.Method and apparatus for temperature sensing in integrated circuits
US20070097620 *31 Oct 20053 May 2007Leech Phillip AHeat sink verification
US20070106428 *10 Nov 200510 May 2007Toshiba America Electronic ComponentsSystems and methods for thermal management
US20070118774 *17 Jan 200724 May 2007Thomas C DThermal and power management for computer systems
US20070157036 *30 Dec 20055 Jul 2007Intel CorporationMethod and apparatus for a zero voltage processor sleep state
US20070198134 *22 Dec 200423 Aug 2007Sony Computer Enterainment Inc.Processor, multiprocessor system, processor system, information processing apparatus, and temperature control method
US20070240003 *19 Mar 200711 Oct 2007Watts Lavaughn F JrMethod For Implementing Thermal Management In A Processor And/Or Apparatus And/Or System Employing The Same
US20070294555 *21 Aug 200720 Dec 2007Andrew ReadSaving power when in or transitioning to a static mode of a processor
US20080011467 *23 Jun 200617 Jan 2008Intel CorporationMethod, apparatus and system for thermal management using power density feedback
US20080022076 *7 Jul 200624 Jan 2008International Business Machines CorporationOperating system thread scheduling for optimal heat dissipation
US20080022140 *17 Jul 200724 Jan 2008Renesas Technology Corp.SoC power management ensuring real-time processing
US20080026503 *27 Jul 200631 Jan 2008Vivian RyanOn-Chip Sensor Array for Temperature Management in Integrated Circuits
US20080034232 *3 Aug 20067 Feb 2008Dell Products, LpSystem and method of managing heat in multiple central processing units
US20080065392 *14 Nov 200713 Mar 2008Kumhyr David BSystem and Method for Remotely Enforcing Operational Protocols
US20080072088 *8 Nov 200720 Mar 2008Jose AllareyMethod and Apparatus for a Zero Voltage Processor Sleep State
US20080104425 *1 Nov 20061 May 2008Gunther Stephen HIndependent power control of processing cores
US20080134191 *30 Nov 20065 Jun 2008Ulhas WarrierMethods and apparatuses for core allocations
US20080215901 *13 May 20084 Sep 2008Paul BeardBattery powered device with dynamic and performance management
US20080281476 *11 May 200713 Nov 2008International Business Machines CorporationMethods for thermal management of three-dimensional integrated circuits
US20090037865 *7 Oct 20085 Feb 2009Martin VorbachRouter
US20090089543 *28 Sep 20072 Apr 2009Gunther Stephen HIntegrated circuit performance improvement across a range of operating conditions and physical constraints
US20090138220 *28 Nov 200728 May 2009Bell Jr Robert HPower-aware line intervention for a multiprocessor directory-based coherency protocol
US20090138660 *28 Nov 200728 May 2009Bell Jr Robert HPower-aware line intervention for a multiprocessor snoop coherency protocol
US20090144485 *6 Feb 20094 Jun 2009Martin VorbachProcess for automatic dynamic reloading of data flow processors (dfps) and units with two- or three-dimensional programmable cell architectures (fpgas, dpgas, and the like)
US20090150576 *6 Dec 200711 Jun 2009Joaquin MadrugaDynamic logical data channel assignment using channel bitmap
US20090199167 *17 Jan 20076 Aug 2009Martin VorbachHardware Definition Method
US20090204830 *11 Feb 200813 Aug 2009Nvidia CorporationPower management with dynamic frequency dajustments
US20090210653 *19 Feb 200920 Aug 2009Pact Xpp Technologies AgMethod and device for treating and processing data
US20090313489 *21 Aug 200917 Dec 2009Gunther Stephen HIndependent power control of processing cores
US20100011233 *14 Jul 200914 Jan 2010Sameer HalepeteAdaptive power control
US20100023796 *30 Sep 200928 Jan 2010Martin VorbachMethods and devices for treating and processing data
US20100046508 *30 Oct 200925 Feb 2010Vogel Danny CTime-slot interchange circuit
US20100073075 *30 Nov 200925 Mar 2010Robert FuSystem for substrate potential regulation during power-up in integrated circuits
US20100073076 *30 Nov 200925 Mar 2010Robert FuSystem for substrate potential regulation during power-up in integrated circuits
US20100095088 *30 Sep 200915 Apr 2010Martin VorbachReconfigurable elements
US20100109758 *11 Jan 20106 May 2010Tien-Min ChenFeedback-controlled body-bias voltage source
US20100122064 *30 Sep 200913 May 2010Martin VorbachMethod for increasing configuration runtime of time-sliced configurations
US20100146311 *16 Feb 201010 Jun 2010Intel CorporationMethod and Apparatus for a Zero Voltage Processor Sleep State
US20100201434 *19 Feb 201012 Aug 2010Tien-Min ChenPrecise control component for a substrate potential regulation circuit
US20100281235 *17 Nov 20084 Nov 2010Martin VorbachReconfigurable floating-point and bit-level data processing unit
US20100287324 *21 Jul 201011 Nov 2010Martin VorbachConfigurable logic integrated circuit having a multidimensional structure of configurable elements
US20100289553 *1 Jun 201018 Nov 2010St-Ericsson SaSemi-adaptive voltage scaling for low-energy digital vlsi-design
US20110012640 *21 Jul 201020 Jan 2011Martin VorbachConfigurable logic integrated circuit having a multidimensional structure of configurable elements
US20110022865 *6 Oct 201027 Jan 2011Gunther Stephen HIndependent power control of processing cores
US20110072282 *22 Oct 201024 Mar 2011Watts Jr Lavaughn FMethod for implementing thermal management in a processor and/or apparatus and/or system employing the same
US20110086478 *14 Dec 201014 Apr 2011Koniaris Kleanthes GSystems and methods for integrated circuits comprising multiple body biasing domains
US20110090640 *29 Dec 201021 Apr 2011Samson Eric CMethod and apparatus for external processor thermal control
US20110107131 *10 Jan 20115 May 2011Andrew ReadSaving power when in or transitioning to a static mode of a processor
US20110119657 *8 Dec 200819 May 2011Martin VorbachUsing function calls as compiler directives
US20110145547 *9 Feb 201116 Jun 2011Martin VorbachReconfigurable elements
US20110161977 *23 Mar 201030 Jun 2011Martin VorbachMethod and device for data processing
US20110173596 *28 Nov 200814 Jul 2011Martin VorbachMethod for facilitating compilation of high-level code for varying architectures
US20110191607 *14 Apr 20114 Aug 2011Gunther Stephen HIndependent power control of processing cores
US20110219245 *9 May 20118 Sep 2011Burr James BAdaptive power control
US20110221029 *23 May 201115 Sep 2011Vjekoslav SvilanBalanced adaptive body bias control
US20110225436 *1 Mar 201115 Sep 2011Paul BeardBattery powered device with dynamic and performance management
US20110231678 *31 May 201122 Sep 2011Stewart Thomas EAdaptive power control based on post package characterization of integrated circuits
US20110231681 *31 May 201122 Sep 2011Jose AllareyMethod and apparatus for a zero voltage processor sleep state
US20110302582 *3 Jun 20108 Dec 2011International Business Machines CorporationTask assignment on heterogeneous three-dimensional/stacked microarchitectures
US20120039041 *25 Oct 201116 Feb 2012Mowry Anthony CHeat management using power management information
US20120249218 *31 Mar 20114 Oct 2012Shoemaker Kenneth DInduced thermal gradients
US20120272100 *21 Apr 201125 Oct 2012International Business Machines CorporationProgrammable active thermal control
US20130104110 *11 Dec 201225 Apr 2013International Business Machines CorporationThermal-aware source code compilation
US20140103125 *26 Nov 201317 Apr 2014David A. WyattApparatus and method for thermal management of a memory device
US20140208143 *19 Mar 201424 Jul 2014Pact Xpp Technologies AgMultiprocessor Having Runtime Adjustable Clock and Clock Dependent Power Supply
USRE4436521 Oct 20109 Jul 2013Martin VorbachMethod of self-synchronization of configurable elements of a programmable module
USRE4510921 Oct 20102 Sep 2014Pact Xpp Technologies AgMethod of self-synchronization of configurable elements of a programmable module
USRE4522321 Oct 201028 Oct 2014Pact Xpp Technologies AgMethod of self-synchronization of configurable elements of a programmable module
CN101142541B29 Dec 200512 May 2010英特尔公司Device and method for on-die temperature measurement
CN104335055A *1 May 20134 Feb 2015桑迪士克科技股份有限公司Tj temperature calibration, measurement and control of semiconductor devices
CN104335055B *1 May 201323 Jun 2017桑迪士克科技有限责任公司半导体装置Tj 温度的矫正、测量和控制
CN104583725A *18 Apr 201329 Apr 2015盛思锐股份公司Portable electronic device
CN104662391A *18 Apr 201327 May 2015盛思锐股份公司Method for operating a portable electronic device
CN104662391B *18 Apr 201319 Oct 2016盛思锐股份公司用于操作便携电子设备的方法
DE10392126B4 *6 Mar 20038 Apr 2010Intel Corporation (N.D.Ges.D. Staates Delaware), Santa ClaraProzessortemperatursteuerungsschnittstelle
EP2682715A1 *2 Jul 20128 Jan 2014Sensirion AGPortable electronic device
WO2002025414A2 *19 Sep 200128 Mar 2002Stratus Technologies International, S.A.R.L.Methods and apparatus for clock management based on environmental conditions
WO2002025414A3 *19 Sep 200124 Dec 2003Stratus Technologies InternatiMethods and apparatus for clock management based on environmental conditions
WO2006072106A2 *29 Dec 20056 Jul 2006Intel CorporationDevice and method for on-die temperature measurement
WO2006072106A3 *29 Dec 200525 Jan 2007Intel CorpDevice and method for on-die temperature measurement
WO2009010920A2 *15 Jul 200822 Jan 2009Nxp B.V.Semi-adaptive voltage scaling for low-energy digital vlsi-design
WO2009010920A3 *15 Jul 200812 Mar 2009Nxp BvSemi-adaptive voltage scaling for low-energy digital vlsi-design
WO2013166197A1 *1 May 20137 Nov 2013SanDisk Technologies, Inc.Tj temperature calibration, measurement and control of semiconductor devices
WO2014005234A1 *18 Apr 20139 Jan 2014Sensirion AgMethod for operating a portable electronic device
WO2014005235A1 *18 Apr 20139 Jan 2014Sensirion AgPortable electronic device
Classifications
U.S. Classification713/501
International ClassificationH04M3/42, G06F1/08, H04M1/725, H01L27/02, G06F1/20, G05D23/19
Cooperative ClassificationH04M3/42323, H04N2201/0053, G06F1/203, G06F1/206, H01L27/0211, H04M1/725, H04N2201/0049, H04N2201/0051, G05D23/1919, Y02B60/1275
European ClassificationG06F1/20P, H01L27/02B2B, G05D23/19E, G06F1/20T
Legal Events
DateCodeEventDescription
10 May 1996ASAssignment
Owner name: ELONEX IP HOLDINGS LTD., ENGLAND
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CONSILIUM OVERSEAS LIMITED, TRUSTEE;REEL/FRAME:007936/0030
Effective date: 19960503
Owner name: ELONEX TECHNOLOGIES, INC., CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KIKINIS, DAN;REEL/FRAME:007934/0263
Effective date: 19960110
30 Mar 1999FPAYFee payment
Year of fee payment: 4
15 Oct 2003REMIMaintenance fee reminder mailed
26 Mar 2004LAPSLapse for failure to pay maintenance fees
25 May 2004FPExpired due to failure to pay maintenance fee
Effective date: 20040326
16 Aug 2007ASAssignment
Owner name: PDACO LTD., NOT PROVIDED
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ELONEX IP HOLDINGS, LTD.;REEL/FRAME:019704/0349
Effective date: 20070804
19 Oct 2010ASAssignment
Owner name: ELONEX TECHNOLOGIES, INC., CALIFORNIA
Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE 08/194,282 S/B 08/194,242 08/208,539 S/B 08/209,539 08/181,282S/B 08/182,282 08/419,022 S/B 08/419,021 PREVIOUSLY RECORDED ON REEL 007934 FRAME 0263. ASSIGNOR(S) HEREBY CONFIRMS THE INCORRECT APPLICATION NUMBERS: 08/194,282; 08/208,539; 08/181,282; 08/419,022(ALL OTHER APP. NO. ARE CORRECT);ASSIGNOR:KIKINIS, DAN;REEL/FRAME:025160/0958
Effective date: 19960110