Search Images Maps Play YouTube News Gmail Drive More »
Advanced Patent Search | Web History | Sign in

Patents

Publication numberUS5405489 A
Publication typeGrant
Application number07/969,582
Publication date11 Apr 1995
Filing date30 Oct 1992
Priority date
30 Oct 1991
Also published as
Inventors
Original Assignee
U.S. Classification
International Classification
Cooperative Classification
European Classification
H01L 21/02K2C1L1B
H01L 21/02K2T8J
H01L 21/02K2T8H2
H01L 21/02K2E3B6
H01L 21/768B8P
H01L 21/768B10S
H01L 21/316B4
H01L 21/3105
References
External Links
Method for fabricating an interlayer-dielectric film of a semiconductor device by using a plasma treatment prior to reflow
US 5405489 A
Abstract

The surface of a borophosphosilicate glass (BPSG) dielectric film is changed through a surface treatment, such as by plasma etching with N.sub.2 O, O.sub.3 or O.sub.2. Erosion caused by H.sub.2 SO.sub.4 boiling or by humidity absorption from the atmosphere is thereby reduced so that reflow processing at temperatures below 850 interlayer dielectric film of excellent planarity is thus formed.

Claims
What is claimed is:

1. A method for fabricating an interlayer dielectric film comprising the steps of:

(a) preparing a semiconductor substrate having electrical elements thereon;

(b) depositing a dielectric film containing boron and phosphorous onto said substrate;

(c) carrying out a surface treatment on said dielectric film through a plasma treatment; and

(d) performing reflow after performing said surface treatment, at a temperature below about 850

2. The method according to claim 1, wherein said dielectric film contains boron at concentrations ranging from 4 to 15 wt %.

3. The method according to claim 1, wherein said dielectric film contains phosphorous at concentrations ranging from 4 to 15 wt %.

4. The method according to claim 1, wherein a plasma source gas for said surface treatment step is selected from the group consisting of N.sub.2 O, O.sub.2 or O.sub.3.

5. The method according to claim 1, further including the step of wet cleaning the surface of the dielectric film prior to said reflow step.

6. The method according to claim 5, wherein said wet cleaning step comprises H.sub.2 SO.sub.4 boiling.

Description

This application is based on Korean Application No. 91-19176, filed on Oct. 30, 1991, the contents of which are incorporated herein by reference.

BACKGROUND OF THE INVENTION

1. The Field of the Invention

The present invention relates to a method for fabricating an interlayer dielectric film for a semiconductor device. Particularly, it relates to a method for fabricating an interlayer dielectric film for a semiconductor device capable of 1) overcoming functional limitations on borophosphosilicate concentrations in the film and 2) reducing erosion due to H.sub.2 SO.sub.4 boiling. This is accomplished by performing a surface treatment on a borophosphosilicate glass film after the deposition thereof onto a semiconductor substrate.

2. Description of Prior Art

Some very large scale integration (VLSI) processes would benefit from being performed at lower temperatures than those necessary for phosphosilicate glass (PSG) reflow (1,000 temperatures result in excessive diffusion of junctions. Furthermore, metal oxide semiconductor gate oxides cannot be exposed to high temperature processing (i.e. beyond 900 glass is still very desirable for facilitating film coverage over abrupt steps in the substrate topography. Glass flow temperatures as low as 700 H.sub.6) to the PSG gas flow to form the ternary (three component) oxide system B.sub.2 O.sub.3 --P.sub.2 O.sub.5 --SiO.sub.2, borophosphosilicate glass, or BPSG.

BPSG flow depends on film composition, flow temperature, flow time, and flow ambient atmosphere. Reportedly, an increase in boron concentration of 1 wt % in BPSG decreases the required flow temperature by about 40 C. However, increasing the P concentration beyond about 5 wt % does not further decrease BPSG flow temperature. Furthermore, there is an upper limit on boron concentration imposed by film stability. That is, BPSG films containing over 5 wt % boron tend to be very hygroscopic and unstable, and if used, should be flowed immediately following deposition. It has also been reported that rapid thermal annealing for 30 seconds at a temperature 100 conventional furnace step will result in equivalent BPSG flow. The ambient gas of the flow cycle also affects the flow mechanism. By using a steam ambient instead of N.sub.2, the minimum required flow temperature is reduced by about 70

In addition to exhibiting these low temperature flow properties, BPSG (like PSG) is an alkali ion getter and exhibits low stress. Because of its doping, however, BPSG can also be an unwanted diffusion source to underlying silicon. It is found that BPSG is primarily a source of phosphorus, and the phosphorus outdiffusion is increased at higher boron concentrations.

Because of the BPSG characteristics mentioned above, atmospheric pressure chemical vapor deposition (APCVD) using O.sub.3 and organic-source has been recently used. This example is disclosed at page 6 of the Ozone/Organic-Source APCVD for ULSI Reflow Glass Films, by Yasuo IKEDA, Youichirou NUMASAWA and Mitsuru SAKAMOTO, VLSI Development Division, NEC Res. & Develop. No. 94, published in July, 1987.

When BPSG used as an interlayer dielectric film becomes submicron, BPSG reflow causes junction breakdown due to thermal stress, so low temperature reflow processing is desirable. According to the conventional process technology, planarization of interlayer dielectrics (ILD) is accomplished by carrying out H.sub.2 SO.sub.4 boiling, then BPSG reflow for deposition. FIGS. 2A and 2B show processing flow diagrams according to a conventional art technology. FIG. 2A depicts a pattern where a conductor 1 is formed and FIG. 2B depicts that BPSG 2 is deposited on the conductor 1. After BPSG with high concentrations of B and P (i.e., from 4 to 15 wt % of both B and P) is deposited, H.sub.2 SO.sub.4 boiling is carried out together with a surface treatment, and BPSG is then flowed. As the manufacture of from 1 M bit DRAMs to 64 M bit DRAMs has been achieved, BPSG low temperature reflow under 850

The outer-shell electron configuration of B or P in BPSG is different from that of silicon ions. As the number of outer-shell electrons for B and P is respectively changed from 3 to 4 and from 5 to 4, charge deficiency or increase in the oxygen ion occurs. As the network structure between atoms becomes weak, the melting point drops. As the concentration of B and P in the film increase, the melting point drops further because the network structure becomes weaker. However, in a case where BPSG films containing B and P in high concentrations are deposited, then followed by H.sub.2 SO.sub.4 boiling without surface treatment, the films exhibit a significant tendency to crack. If BPSG films are left exposed in the air, they react with atmospheric humidity and crack. Thus, an expected benefit in using BPSG cannot be realized.

SUMMARY OF THE INVENTION

An object of the present invention is to solve the above-mentioned conventional disadvantages by providing a method for fabricating an interlayer dielectric film for a semiconductor device which is capable of avoiding exterior stress resulting from H.sub.2 SO.sub.4 boiling or absorption of atmospheric humidity.

Another object of the present invention is to provide a method for fabricating an interlayer dielectric film for a semiconductor device which has good flow properties at low temperatures without being susceptible to cracking or bursting, by preventing BPSG from undergoing stress due to high concentrations of B and P.

In order to achieve the above objects, the present invention provides a method for fabricating an interlayer dielectric film comprising the steps of:

preparing a semiconductor substrate having electrical elements thereon;

depositing a dielectric film containing boron and phosphorous in high concentrations on the substrate;

carrying out a surface treatment on the dielectric film through plasma etching; and

performing reflow at lower temperatures.

In addition, a plasma source gas for the plasma etching surface treatment is selected from among N.sub.2 O, O.sub.2 or O.sub.3.

BRIEF DESCRIPTION OF THE DRAWINGS

The above and further objects, features and advantages of the present invention will become more apparent from the following detailed description of embodiments taken in conjunction with the accompanying drawings, wherein:

FIGS. 1A to 1C show processing flow diagrams according to the present invention;

FIGS. 2A and 2B show processing flow diagrams according to a conventional art technology;

FIGS. 3A to 3C and 4A to 4C show sectional views of SEM microphotographs after surface treatment according to the present invention;

FIGS. 5A to 5C show sectional views of SEM microphotographs according to a conventional art technology; and

FIGS. 3A, 4A and 5A are side sectional views of FIGS. 3C, 4C and 5C, and FIGS. 3B, 4B and 5B are partial enlarged views of FIGS. 3A, 4A and 5A.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

FIGS. 1A to 1C depict processing flow diagrams according to the present invention. FIG. 1A shows the formation of a conductor 1. FIG. 1B shows a borophosphosilicate glass (BPSG) film 2 deposited on the conductor 1. After deposition of BPSG (with concentrations of both B and P from 4 to 15 wt %), a dry-etching 3 is performed, as shown in FIG. 1C. Plasma etching is customarily used in such an etching.

In order to attain the object of the present invention as mentioned above, O.sub.3 -Tetraethylorthosilicate (TEOS) BPSG is used under deposition conditions which may be as follows: TEOS-3SLM; Trimethylborate (TMB)-40 mg; Trimethylphosphate (TMOP)-1.5SLM; O.sub.3 concentration-5%; O.sub.3 +O.sub.2 flow-7.5SLM; and temperature-420

In a comparative test, three different O.sub.3 -TEOS BPSG films are deposited to a thickness of 6000 angstroms on three different polysilicon substrates under the conditions described above. Among them, one is treated by the N.sub.2 O plasma etching according to the present invention, another is treated by N.sub.2 +NH.sub.3 plasma processing, and the last under a conventional treatment without etching (FIGS. 2A to 2B). After that, the three patterns undergo H.sub.2 SO.sub.4 boiling under identical conditions to each other, then are flowed in a nitrogen ambient for 30 minutes at 850

The pattern which was treated by the N.sub.2 O plasma etching according to the present invention shows no erosion from H.sub.2 SO.sub.4 boiling and has good flow characteristics for achieving a desired level of planarity (refer to FIGS. 3A to 3C).

The pattern which was treated by the N.sub.2 +NH.sub.3 plasma processing shows some erosion and its flow characteristics are not as good as that of the film treated by N.sub.2 O plasma etching (FIGS. 4A to 4C).

Finally, the BPSG pattern with high B and P concentration which was treated in the conventional manner without surface treatment shows severe cracks from H.sub.2 SO.sub.4 boiling (FIGS. 5A to 5C).

The plasma etching conditions of the present comparative test may be as follows: temperature ranging from 200 the plasma source gas, N.sub.2 O and N.sub.2 +NH.sub.3, separately for five minutes. Even if these conditions change and the plasma source gas is substituted with O.sub.3 or O.sub.2, etc., characteristics similar to the above can be obtained. That is, unstable free B.sub.2 O.sub.3 on the surface of the BPSG is processed by N.sub.2 O or O.sub.2 plasma etching, thereby changing into a B--O--Si structure, or forming a new SiOx film.

In a case where BPSG is flowed for 30 minutes at a temperature 800 C. in N.sub.2 ambient, after surface etching and H.sub.2 SO.sub.4 boiling are carried out, the B and P spectrums are similar to spectrums of the deposition state. However, in a case where surface treatment is not performed according the present invention, the spectral peak of B is remarkably lower.

Shrinkage in the former case is significantly less than in the latter case (i.e., with surface treatment rather than without). Surface treatment according to the present invention after the deposition of BPSG can prevent erosion caused by humidity absorption and outdiffusion of boron such that excellent flow characteristics are achieved at reflow temperatures generally less than 850 as junction breakdown from thermal stress can be reduced or eliminated because of the lower flow temperatures.

In summary, untreated BPSG with high B and P concentrations can be used in the same applications as those to which the present invention is directed. However, severe erosion caused by H.sub.2 SO.sub.4 boiling or by humidity absorption from the atmosphere is very apparent, especially with increased B concentrations. Thus, there is effectively a limit on B and P concentrations. According to the present invention, however, BPSG having high B and P concentrations may be used in conjunction with surface treatment thereof, such as N.sub.2 O plasma etching, so that low temperature flow can be performed while minimizing erosion and tendencies towards bursting or cracking.

Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US474621912 Nov 198624 May 1988Texas Instruments IncorporatedLocal interconnect
US479999231 Oct 198524 Jan 1989Texas Instruments IncorporatedInterlevel dielectric fabrication process
US487294726 Oct 198810 Oct 1989Applied Materials, Inc.CVD of silicon oxide using TEOS decomposition and in-situ planarization process
JP2181952A Title not available
JP63086426A Title not available
Non-Patent Citations
Reference
1D. S. Williams E. A. Dein; "LPCVD of Borophosphosilicate Glass from Organic Reactants"; J. Electrochemical Soc. Solid-State Science and Technology; Mar. 1987; pp. 57-63.
2D. S. Williams E. A. Dein; LPCVD of Borophosphosilicate Glass from Organic Reactants ; J. Electrochemical Soc. Solid State Science and Technology; Mar. 1987; pp. 57 63.
3Peter Lee, Maria Galiano, Peter Keswick, Jerry Wong, Bok Shin, David Wang; "Sub-Atmospheric Chemical Vapor Deposition (SACVD) of Teos-Ozone USG and BPSG"; TH-0325-1/90/0000-0398 C 1990 IEEE.
4Peter Lee, Maria Galiano, Peter Keswick, Jerry Wong, Bok Shin, David Wang; Sub Atmospheric Chemical Vapor Deposition (SACVD) of Teos Ozone USG and BPSG ; TH 0325 1/90/0000 0398 C 1990 IEEE.
5Yasuo Ikeda, Youichirou Numasawa and Mitsuru Sakamoto; "Ozone/Organic-Source APCVD for ULSI Reflow Glass Films"; Development Division; NEC Res. & Dev. No. 84; Jul. 1969.
6Yasuo Ikeda, Youichirou Numasawa and Mitsuru Sakamoto; Ozone/Organic Source APCVD for ULSI Reflow Glass Films ; Development Division; NEC Res. & Dev. No. 84; Jul. 1969.
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US56521871 Feb 199429 Jul 1997Samsung Electronics Co., Ltd.Method for fabricating doped interlayer-dielectric film of semiconductor device using a plasma treatment
US578349327 Jan 199721 Jul 1998Taiwan Semiconductor Manufacturing Company Ltd.Method for reducing precipitate defects using a plasma treatment post BPSG etchback
US591218524 Dec 199615 Jun 1999Samsung Electronics Co., Ltd.Methods for forming contact holes having improved sidewall profiles
US600472931 Oct 199721 Dec 1999Samsung Electronics Co., Ltd.Methods of improving photoresist adhesion for integrated circuit fabrication
US601358325 Jun 199611 Jan 2000International Business Machines CorporationLow temperature BPSG deposition process
US60970794 Feb 19991 Aug 2000Advanced Micro Devices, Inc.Boron implanted dielectric structure
US624568827 May 199912 Jun 2001Taiwan Semiconductor Manufacturing CompanyDry Air/N2 post treatment to avoid the formation of B/P precipitation after BPSG film deposition
US641387030 Sep 19962 Jul 2002International Business Machines CorporationProcess of removing CMP scratches by BPSG reflow and integrated circuit chip formed thereby
US644086018 Jan 200027 Aug 2002Micron Technology, Inc.Semiconductor processing methods of transferring patterns from patterned photoresists to materials, and structures comprising silicon nitride
US646195030 May 20018 Oct 2002Micron Technology, Inc.Semiconductor processing methods, semiconductor circuitry, and gate stacks
US648925512 Dec 19963 Dec 2002International Business Machines CorporationLow temperature/low dopant oxide glass film
US671991917 Aug 200013 Apr 2004Micron Technology, Inc.Composition of matter
US672717325 Jun 200127 Apr 2004Micron Technology, Inc.Semiconductor processing methods of forming an utilizing antireflective material layers, and methods of forming transistor gate stacks
US682868323 Dec 19987 Dec 2004Micron Technology, Inc.Semiconductor devices, and semiconductor processing methods
US685852330 May 200222 Feb 2005Micron Technology, Inc.Semiconductor processing methods of transferring patterns from patterned photoresists to materials, and structures comprising silicon nitride
US687850719 Jun 200112 Apr 2005Micron Technology, Inc.Semiconductor processing methods
US704527730 May 200216 May 2006Micron Technology, Inc.Semiconductor processing methods of transferring patterns from patterned photoresists to materials, and structures comprising silicon nitride
US706741525 Jul 200227 Jun 2006Micron Technology, Inc.Low k interlevel dielectric layer fabrication methods
US707832830 May 200218 Jul 2006Micron Technology, Inc.Semiconductor processing methods of transferring patterns from patterned photoresists to materials, and structures comprising silicon nitride
US707835619 Mar 200218 Jul 2006Micron Technology, Inc.Low K interlevel dielectric layer fabrication methods
US715105419 Mar 200419 Dec 2006Micron Technology, Inc.Semiconductor processing methods of forming and utilizing antireflective material layers, and methods of forming transistor gate stacks
US720880512 Sep 200124 Apr 2007Micron Technology, Inc.Structures comprising a layer free of nitrogen between silicon nitride and photoresist
US723549920 Jan 199926 Jun 2007Micron Technology, Inc.Semiconductor processing methods
US727911810 Feb 20049 Oct 2007Micron Technology, Inc.Compositions of matter and barrier layer compositions
US743568830 May 200214 Oct 2008Micron Technology, Inc.Semiconductor processing methods of transferring patterns from patterned photoresists to materials, and structures comprising silicon nitride
US75213544 Nov 200521 Apr 2009Micron Technology, Inc.Low k interlevel dielectric layer fabrication methods
US757640026 Apr 200018 Aug 2009Micron Technology, Inc.Circuitry and gate stacks
US762623831 Aug 20051 Dec 2009Micron Technology, Inc.Semiconductor devices having antireflective material
US763843610 Sep 200829 Dec 2009Micron Technology, Inc.Semiconductor processing methods of transferring patterns from patterned photoresists to materials
US78041157 Jul 200628 Sep 2010Micron Technology, Inc.Semiconductor constructions having antireflective portions
US782544329 Aug 20052 Nov 2010Micron Technology, Inc.Semiconductor constructions