US5226012A - Buffer memory circuit having constant propagation delay - Google Patents

Buffer memory circuit having constant propagation delay Download PDF

Info

Publication number
US5226012A
US5226012A US07/784,317 US78431791A US5226012A US 5226012 A US5226012 A US 5226012A US 78431791 A US78431791 A US 78431791A US 5226012 A US5226012 A US 5226012A
Authority
US
United States
Prior art keywords
memory circuit
pulse signal
receiving
clock signal
read
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US07/784,317
Inventor
Toru Amano
Ichiro Hirai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Assigned to NEC CORPORATION reassignment NEC CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST. Assignors: AMANO, TORU, HIRAI, ICHIRO
Application granted granted Critical
Publication of US5226012A publication Critical patent/US5226012A/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/10—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor having a sequence of storage locations each being individually accessible for both enqueue and dequeue operations, e.g. using random access memory
    • G06F5/12—Means for monitoring the fill level; Means for resolving contention, i.e. conflicts between simultaneous enqueue and dequeue operations
    • G06F5/14—Means for monitoring the fill level; Means for resolving contention, i.e. conflicts between simultaneous enqueue and dequeue operations for overflow or underflow handling, e.g. full or empty flags
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2205/00—Indexing scheme relating to group G06F5/00; Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F2205/10—Indexing scheme relating to groups G06F5/10 - G06F5/14
    • G06F2205/104—Delay lines

Definitions

  • the present invention relates to a buffer memory circuit for use in the smoothing of burst data and rate adjustment among data transmitted at different rates.
  • a buffer memory circuit of this kind is used, for instance in a video signal coding/decoding apparatus (CODEC), for adjusting multiplexed data of coded picture data and speech data to the clock of the transmission line, or adjusting received data to the clock of the apparatus.
  • CODEC video signal coding/decoding apparatus
  • the buffer memory is reset when an overflow or an underflow of accumulated data occurs to invalidate the data accumulated by that time.
  • the read-out is started after a certain quantity of data have been accumulated in the buffer memory in order to prevent an underflow.
  • this buffer memory circuit When this buffer memory circuit is applied to a system in which one of a plurality of data transmission rates is selectively used, as in a video signal CODEC according to the CCITT Recommendation H.261, there will arise differences in the period from the time of resetting or the operation start of the buffer memory to the starting time of read-out of the accumulated data, i.e. in the delay time, because the time required for data accumulation in the initial state differs with the selected data transmission rate.
  • the delay time differs with the data transmission rate because the read-out is started after a certain quantity of data has been accumulated in the initial state irrespective of the data transmission rate.
  • the delay time difference between the highest and the lowest rates becomes correspondingly greater, resulting in the problem that, in a TV conference system for example, a longer time is taken from the moment when the power supply is turned on at the lowest level of the data transmission rate until the emergence of the picture on the screen.
  • An object of the present invention is to provide a buffer memory circuit embodying a solution to the aforementioned problem, i.e. a buffer memory circuit whose delay time is constant, independent of the data transmission rate.
  • a buffer memory circuit comprises a memory circuit for receiving input data having a first transmission rate selected out of a plurality of predetermined transmission rates, a write-in clock signal synchronized with these input data and a read-out clock signal having a predetermined rate.
  • the memory circuit stores the input data according to the write-in clock signal, and supplies the input data, which have been stored, as output data according to the read-out clock signal.
  • a detecting circuit detects an overflow or an underflow in the memory circuit, and supplies a resetting pulse signal for initializing the memory circuit.
  • a control circuit receives the write-in clock signal and the resetting pulse, and suspends the supply of the read-out clock signal to the memory circuit means for a certain period of time, determined by the first transfer rate, from the time of receiving the resetting pulse signal.
  • FIG. 1 is a block diagram illustrating a buffer memory circuit, which is a preferred embodiment of the invention.
  • FIGS. 2a and 2b are block diagrams illustrating specific examples of the counter circuit in FIG. 1.
  • FIGS. 3a to 3g are waveforms illustrating the operation of the buffer memory circuit of FIG. 1.
  • the buffer memory circuit of the invention comprises a first-in first-out (FIFO) memory circuit 3.
  • a differentiating circuit 6 detects an underflow flag e and an overflow flag f of the FIFO memory circuit 3 and generates a detection pulse g.
  • An AND gate 9 receives a read-out clock signal h supplied from outside and the read-out control signal j from the counting circuit 7 and supplies its output to the FIFO memory circuit 3 as a read-out clock signal d.
  • input data a supplied via a data input terminal 1 are written into the FIFO memory circuit 3 in accordance with the write-in clock signal b supplied in synchronism from a write-in clock input terminal 2.
  • data are read out of the FIFO memory circuit 3 in accordance with an effective read-out clock pulse d, which is the logical product, from the AND gate 9, of the read-out clock h supplied from a read-out clock input terminal 5 and the read-out control signal j generated by the counter circuit 7.
  • Read-out data c are supplied via a data output terminal 4.
  • the read-out control signal j When the FIFO memory circuit 3 is not in its initial state, the read-out control signal j is at a high level, and the read-out clock signal h is directly used as the effective read-out clock signal d.
  • the FIFO memory circuit 3 runs into an underflow or an overflow state, a change occurs in the level of a pin predetermined as the underflow or overflow flag of the FIFO memory circuit 3.
  • the differentiating circuit 6 monitors the levels of the underflow flag e and the overflow flag f of the FIFO memory circuit 3 and, if either level changes, will generate the detection pulse g indicating the occurrence of an overflow or an underflow.
  • the detection pulse g is fed to both the resetting terminal of the FIFO memory circuit 3 and the counting circuit 7.
  • the counting circuit 7 outputs the low-level read-out control signal j for a prescribed period from the time of receiving the detection pulse g according to the data transmission rate information i indicating the transmission rate of the input data a which is equal to a rate of transmission line, given via a rate information input terminal 8, and the write-in clock signal b.
  • the data read-out from the FIFO memory circuit 3 is suspended for the prescribed period.
  • the quantity of data accumulated in the initial state (the initial accumulated quantity) is varied with the input data transmission rate so as to make constant, irrespective of the transmission rate of input data, the duration of the disabling of data read-out from the FIFO memory circuit 3, i.e. the length of time required for data accumulation accomplished in the initial state of the FIFO memory 3. More specifically, this is achieved by reducing the initial accumulated quantity with a decrease in the transmission rate of input data.
  • FIG. 2a is a block diagrams illustrating a first preferred example of the counting circuit 7 in FIG. 1.
  • the counting circuit 7 comprises an up counter 71, an accumulation value generating circuit 72 for generating the initial accumulation value of input data, a comparator 73 and a flip-flop (F/F) 74.
  • the up counter 71 is reset by the detection pulse g from the differentiating circuit 6, and counts the number of pulses of the write-in clock b.
  • the accumulation value generating circuit 72 generates a predetermined initial accumulation value k corresponding to the data transmission rate information i.
  • the comparator 73 compares the count signal from the up counter 71 and the initial accumulation value, and generates an identity pulse when it finds them identical.
  • the F/F 73 which is a set-reset F/F which receives the detection pulse g at its reset terminal and the identity pulse at its set terminal, supplies a data output Q as a read-out control signal j.
  • the F/F 74 is reset to bring down the level of the read-out control signal j.
  • the AND gate 9 is turned off, and no read-out clock is supplied to the FIFO memory circuit 3.
  • the detection pulse g is also fed to the reset terminal of the up counter 71 to initialize the up counter 71, which counts the number of pulses of the write-in clock b. Since the number of pulses of the write-in clock b is equal to the number of data accumulated in the FIFO memory circuit 3, it can be known whether or not a prescribed number of data have been accumulated by comparing the count signal of the up counter 71 with the prescribed accumulation value.
  • the comparator 73 compares the count signal from the counter 71 and the accumulation value from the accumulation value generating circuit 72, and generates the identity pulse when it finds them identical.
  • the identity pulse is supplied to the set terminal of the F/F 74 to raise the data output Q to its high level. As the high-level read-out control signal j causes the AND gate 9 to be turned on, the supply of the read-out clock to the FIFO memory circuit 3 is resumed.
  • FIG. 2b is a block diagram illustrating another preferred example of the counting circuit, which differs from the example of FIG. 2a in that a down counter 71' is used in place of the up counter 71.
  • the down counter 71' reads the initial accumulation value k as its initial value, and counts the initial value down in response to the pulse of the write-in clock b.
  • a comparator 73' compares the count signal of the down counter 71' with zero and generates an identity pulse when it has found them identical. Other aspects of the operation will not be described here because they are identical with the corresponding aspects of the example of FIG. 2a.
  • the accumulation value generating circuit 72 in FIGS. 2a and 2b can be realized with a read only memory (ROM) having the data transmission rate information i as its address.
  • ROM read only memory
  • FIGS. 3b to 3d illustrate a case in which the data transmission rate is 1536 kbps.
  • the detection pulse g is generated by the differential circuit 6 (FIG. 3a).
  • the counting circuit 7 reduces the level of the read-out control signal j (FIG. 3b).
  • the AND gate 9 is turned off, the effective read-out clock signal d is no longer generated (FIG. 3c), and the data read-out is suspended (FIG. 3c).
  • FIGS. 3e to 3g respectively corresponding to FIGS. 3b to 3d, illustrate a case in which the data transmission rate is 768 kbps.
  • the initial accumulated quantity is set to be a/2, where a is the initial accumulated quantity in the case of the 1536 kbps data transmission rate, the delay time t will be equal irrespective of the data transmission rate.
  • a buffer memory circuit enables the delay time by the buffer memory to be constant independent of the transmission rate of input data by varying the initial accumulated quantity of input data according to the transmission rate of the input data, and provides the benefit of making it possible to reduce the delay time, especially when the data transmission rate is low, in a system in which the data transmission rate is variable.

Abstract

A buffer memory circuit has a memory circuit for receiving input data possessing a transmission rate selected out of a plurality of predetermined transmission rates, a write-in clock signal synchronized with these input data and a read-out clock signal having a predetermined rate. The memory circuit stores the input data according to the write-in clock signal, and supplies the input data, which have been stored, as output data according to the read-out clock signal. A detecting circuit detects an overflow or an underflow in the memory circuit, and supplies a resetting pulse signal for initializing the memory circuit. A control circuit receives the write-in clock signal and the resetting pulse, and suspends the supply of the read-out clock signal to the memory circuit means for a certain period of time, determined by the first transfer rate, from the time of receiving the resetting pulse signal.

Description

BACKGROUND OF THE INVENTION
The present invention relates to a buffer memory circuit for use in the smoothing of burst data and rate adjustment among data transmitted at different rates.
Conventionally, a buffer memory circuit of this kind is used, for instance in a video signal coding/decoding apparatus (CODEC), for adjusting multiplexed data of coded picture data and speech data to the clock of the transmission line, or adjusting received data to the clock of the apparatus. Usually in such a buffer memory circuit, the buffer memory is reset when an overflow or an underflow of accumulated data occurs to invalidate the data accumulated by that time. When the buffer memory circuit starts operating and in its initial state immediately after resetting, the read-out is started after a certain quantity of data have been accumulated in the buffer memory in order to prevent an underflow. When this buffer memory circuit is applied to a system in which one of a plurality of data transmission rates is selectively used, as in a video signal CODEC according to the CCITT Recommendation H.261, there will arise differences in the period from the time of resetting or the operation start of the buffer memory to the starting time of read-out of the accumulated data, i.e. in the delay time, because the time required for data accumulation in the initial state differs with the selected data transmission rate. Thus in a buffer memory circuit according to the prior art, the delay time differs with the data transmission rate because the read-out is started after a certain quantity of data has been accumulated in the initial state irrespective of the data transmission rate. Especially where widely different data transmission rates are selectively used, the delay time difference between the highest and the lowest rates becomes correspondingly greater, resulting in the problem that, in a TV conference system for example, a longer time is taken from the moment when the power supply is turned on at the lowest level of the data transmission rate until the emergence of the picture on the screen.
SUMMARY OF THE INVENTION
An object of the present invention, therefore, is to provide a buffer memory circuit embodying a solution to the aforementioned problem, i.e. a buffer memory circuit whose delay time is constant, independent of the data transmission rate.
According to one aspect of the invention, a buffer memory circuit comprises a memory circuit for receiving input data having a first transmission rate selected out of a plurality of predetermined transmission rates, a write-in clock signal synchronized with these input data and a read-out clock signal having a predetermined rate. The memory circuit stores the input data according to the write-in clock signal, and supplies the input data, which have been stored, as output data according to the read-out clock signal. A detecting circuit detects an overflow or an underflow in the memory circuit, and supplies a resetting pulse signal for initializing the memory circuit. A control circuit receives the write-in clock signal and the resetting pulse, and suspends the supply of the read-out clock signal to the memory circuit means for a certain period of time, determined by the first transfer rate, from the time of receiving the resetting pulse signal.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a block diagram illustrating a buffer memory circuit, which is a preferred embodiment of the invention.
FIGS. 2a and 2b are block diagrams illustrating specific examples of the counter circuit in FIG. 1.
FIGS. 3a to 3g are waveforms illustrating the operation of the buffer memory circuit of FIG. 1.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
Referring to FIG. 1, the buffer memory circuit of the invention comprises a first-in first-out (FIFO) memory circuit 3. A differentiating circuit 6 detects an underflow flag e and an overflow flag f of the FIFO memory circuit 3 and generates a detection pulse g. A counting circuit 7, responsive to a data rate information i from outside, a write-in clock signal b and the detection pulse g from the differentiating circuit 6, generates a read-out control signal j. An AND gate 9 receives a read-out clock signal h supplied from outside and the read-out control signal j from the counting circuit 7 and supplies its output to the FIFO memory circuit 3 as a read-out clock signal d. To describe the operation of this circuit, input data a supplied via a data input terminal 1 are written into the FIFO memory circuit 3 in accordance with the write-in clock signal b supplied in synchronism from a write-in clock input terminal 2. On the other hand, data are read out of the FIFO memory circuit 3 in accordance with an effective read-out clock pulse d, which is the logical product, from the AND gate 9, of the read-out clock h supplied from a read-out clock input terminal 5 and the read-out control signal j generated by the counter circuit 7. Read-out data c are supplied via a data output terminal 4. When the FIFO memory circuit 3 is not in its initial state, the read-out control signal j is at a high level, and the read-out clock signal h is directly used as the effective read-out clock signal d. When the FIFO memory circuit 3 runs into an underflow or an overflow state, a change occurs in the level of a pin predetermined as the underflow or overflow flag of the FIFO memory circuit 3. The differentiating circuit 6 monitors the levels of the underflow flag e and the overflow flag f of the FIFO memory circuit 3 and, if either level changes, will generate the detection pulse g indicating the occurrence of an overflow or an underflow. The detection pulse g is fed to both the resetting terminal of the FIFO memory circuit 3 and the counting circuit 7. The counting circuit 7 outputs the low-level read-out control signal j for a prescribed period from the time of receiving the detection pulse g according to the data transmission rate information i indicating the transmission rate of the input data a which is equal to a rate of transmission line, given via a rate information input terminal 8, and the write-in clock signal b. As a result, the data read-out from the FIFO memory circuit 3 is suspended for the prescribed period. Hereupon, in the buffer memory circuit according to the present invention, the quantity of data accumulated in the initial state (the initial accumulated quantity) is varied with the input data transmission rate so as to make constant, irrespective of the transmission rate of input data, the duration of the disabling of data read-out from the FIFO memory circuit 3, i.e. the length of time required for data accumulation accomplished in the initial state of the FIFO memory 3. More specifically, this is achieved by reducing the initial accumulated quantity with a decrease in the transmission rate of input data.
FIG. 2a is a block diagrams illustrating a first preferred example of the counting circuit 7 in FIG. 1. The counting circuit 7 comprises an up counter 71, an accumulation value generating circuit 72 for generating the initial accumulation value of input data, a comparator 73 and a flip-flop (F/F) 74. The up counter 71 is reset by the detection pulse g from the differentiating circuit 6, and counts the number of pulses of the write-in clock b. The accumulation value generating circuit 72 generates a predetermined initial accumulation value k corresponding to the data transmission rate information i. The comparator 73 compares the count signal from the up counter 71 and the initial accumulation value, and generates an identity pulse when it finds them identical. The F/F 73, which is a set-reset F/F which receives the detection pulse g at its reset terminal and the identity pulse at its set terminal, supplies a data output Q as a read-out control signal j. When the differentiating circuit 6 generates the detection pulse g at the time the power supply is turned on, upon occurrence of an overflow or an underflow of the FIFO memory circuit 3, the F/F 74 is reset to bring down the level of the read-out control signal j. As a result, the AND gate 9 is turned off, and no read-out clock is supplied to the FIFO memory circuit 3. The detection pulse g is also fed to the reset terminal of the up counter 71 to initialize the up counter 71, which counts the number of pulses of the write-in clock b. Since the number of pulses of the write-in clock b is equal to the number of data accumulated in the FIFO memory circuit 3, it can be known whether or not a prescribed number of data have been accumulated by comparing the count signal of the up counter 71 with the prescribed accumulation value. The comparator 73 compares the count signal from the counter 71 and the accumulation value from the accumulation value generating circuit 72, and generates the identity pulse when it finds them identical. The identity pulse is supplied to the set terminal of the F/F 74 to raise the data output Q to its high level. As the high-level read-out control signal j causes the AND gate 9 to be turned on, the supply of the read-out clock to the FIFO memory circuit 3 is resumed.
FIG. 2b is a block diagram illustrating another preferred example of the counting circuit, which differs from the example of FIG. 2a in that a down counter 71' is used in place of the up counter 71. Thus, as it is initialized by the detection pulse g, the down counter 71' reads the initial accumulation value k as its initial value, and counts the initial value down in response to the pulse of the write-in clock b. A comparator 73' compares the count signal of the down counter 71' with zero and generates an identity pulse when it has found them identical. Other aspects of the operation will not be described here because they are identical with the corresponding aspects of the example of FIG. 2a.
The accumulation value generating circuit 72 in FIGS. 2a and 2b can be realized with a read only memory (ROM) having the data transmission rate information i as its address.
Next will be described the operation of the buffer memory circuit according to the present invention with reference to FIGS. 3a to 3g. FIGS. 3b to 3d illustrate a case in which the data transmission rate is 1536 kbps. When an underflow or an overflow occurs in the FIFO memory circuit 3, the detection pulse g is generated by the differential circuit 6 (FIG. 3a). Receiving the detection pulse g, the counting circuit 7 reduces the level of the read-out control signal j (FIG. 3b). As a result, the AND gate 9 is turned off, the effective read-out clock signal d is no longer generated (FIG. 3c), and the data read-out is suspended (FIG. 3c). As a quantity of data matching the data transmission rate are accumulated in the FIFO memory circuit 3, the read-out control signal j rises to its high level (FIG. 3b), and the effective read-out clock signal d (FIG. 3c) is supplied to the FIFO memory circuit 3. FIGS. 3e to 3g, respectively corresponding to FIGS. 3b to 3d, illustrate a case in which the data transmission rate is 768 kbps. At this data transmission rate of 768 kbps, if the initial accumulated quantity is set to be a/2, where a is the initial accumulated quantity in the case of the 1536 kbps data transmission rate, the delay time t will be equal irrespective of the data transmission rate.
As hitherto described, a buffer memory circuit according to the present invention enables the delay time by the buffer memory to be constant independent of the transmission rate of input data by varying the initial accumulated quantity of input data according to the transmission rate of the input data, and provides the benefit of making it possible to reduce the delay time, especially when the data transmission rate is low, in a system in which the data transmission rate is variable.

Claims (7)

What is claimed is:
1. A buffer memory circuit comprising:
a memory circuit for receiving input data having a transmission rate, a write-in clock signal synchronized with said input data and a read-out clock signal having a predetermined rate;
said memory circuit storing said input data according to said write-in clock signal, and supplying said input data, which have been stored, as output data according to said read-out clock signal;
a detecting circuit for detecting an overflow or an underflow in said memory circuit, and supplying a resetting pulse signal for initializing said memory circuit, and supplying a resetting pulse signal for initializing said memory circuit; and
a control circuit for receiving said write-in clock signal and said resetting pulse, and suspending the supply of said read-out clock signal to said memory circuit for a certain period of time, determined by said transmission rate, from the time of receiving said resetting pulse signal.
2. A buffer memory circuit, as claimed in claim 1, wherein said control circuit comprises:
an accumulation value generating circuit for receiving rate information indicating said transmission rate and generating an accumulation value corresponding to said transmission rate, and
a counting circuit for suspending the supply of said read-out clock signal to said memory circuit from the time of receiving said resetting pulse signal until the number of said write-in clock signals reaches said accumulation value.
3. A buffer memory circuit, as claimed in claim 2, wherein said counting circuit comprises:
an up counter means, reset at the time of receiving said resetting pulse signal, for generating a count signal in response to said write-in clock signals;
a comparator means for comparing said count signal with said accumulation value, and generating an identity pulse signal if they are equal; and
a gate means for receiving said resetting pulse signal and said identity pulse signal, said gate means suspending the supply of said read-out clock signal to said memory circuit means from the time of receiving said resetting pulse signal until the time of receiving said identify pulse signal.
4. A buffer memory circuit, as claimed in claim 2, wherein said counting circuit comprises:
a down counter means for reading in said accumulation value as the initial value upon being reset at the time of receiving said resetting pulse signal, said down counter means generating a count signal in response to counting down said initial value according to said write-in clock signal;
comparator means for generating an identity pulse signal when said count signal equals zero; and
gate means for receiving said resetting pulse signal and said identity pulse signal, said gate means suspending the supply of said read-out clock signal to said memory circuit means from the time of receiving said resetting pulse signal until the time of receiving said identity pulse signal.
5. A buffer memory circuit, as claimed in claim 1, wherein said transmission rate is selected from a plurality of predetermined transfer rates.
6. A buffer memory circuit, as claimed in claim 3, wherein said transmission rate is selected from a plurality of predetermined transfer rates.
7. A buffer memory circuit, as claimed in claim 4, wherein said transmission rate is selected from a plurality of predetermined transfer rates.
US07/784,317 1990-10-30 1991-10-29 Buffer memory circuit having constant propagation delay Expired - Lifetime US5226012A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2-292899 1990-10-30
JP2292899A JPH04165866A (en) 1990-10-30 1990-10-30 Buffer memory circuit

Publications (1)

Publication Number Publication Date
US5226012A true US5226012A (en) 1993-07-06

Family

ID=17787837

Family Applications (1)

Application Number Title Priority Date Filing Date
US07/784,317 Expired - Lifetime US5226012A (en) 1990-10-30 1991-10-29 Buffer memory circuit having constant propagation delay

Country Status (2)

Country Link
US (1) US5226012A (en)
JP (1) JPH04165866A (en)

Cited By (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5546600A (en) * 1991-12-16 1996-08-13 Sharp Kabushiki Kaisha Data driven computer producing inhibit signal for inhibiting merging external provided data pieces with internal data pieces when number of processing data exceeds reference value
US6119201A (en) * 1997-02-19 2000-09-12 International Business Machines Corporation Disk under-run protection using formatted padding sectors
US20020019952A1 (en) * 2000-08-09 2002-02-14 Fujitsu Limited Method of determining data transfer speed in data transfer apparatus
US20020136205A1 (en) * 2001-03-07 2002-09-26 Takahiro Sasaki Packet data processing apparatus and packet data processing method
US6829244B1 (en) * 2000-12-11 2004-12-07 Cisco Technology, Inc. Mechanism for modem pass-through with non-synchronized gateway clocks
US6940516B1 (en) * 2000-09-28 2005-09-06 Rockwell Automation Technologies, Inc. Method and apparatus for video underflow detection in a raster engine
US6959003B1 (en) 1998-09-22 2005-10-25 Kabushiki Kaisha Toshiba Serial transmission path switching system
US7215339B1 (en) 2000-09-28 2007-05-08 Rockwell Automation Technologies, Inc. Method and apparatus for video underflow detection in a raster engine
US7230467B1 (en) 2005-03-24 2007-06-12 Cirrus Logic, Inc. Constant edge generation circuits and methods and systems using the same
US20080126101A1 (en) * 2006-05-31 2008-05-29 Kabushiki Kaisha Toshiba Information processing apparatus
US20090263104A1 (en) * 2005-10-07 2009-10-22 Koichi Tsutsumi Stream playback control device
US20100118932A1 (en) * 2008-11-12 2010-05-13 Mediatek Inc. Multifunctional transmitters
US20100284228A1 (en) * 2009-05-07 2010-11-11 Elpida Memory, Inc. Semiconductor device having data input/output unit connected to bus line
US20110043259A1 (en) * 2008-01-03 2011-02-24 Mediatek Inc. Multifunctional Output Drivers and Multifunctional Transmitters Using the Same
US8943352B1 (en) * 2012-05-07 2015-01-27 Dust Networks, Inc. Low power timing, configuring, and scheduling
US20160363954A1 (en) * 2015-06-15 2016-12-15 Altera Corporation Techniques For Providing Data Rate Changes

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4564945B2 (en) * 2006-08-08 2010-10-20 株式会社リコー Data rate conversion integrated circuit and image forming apparatus

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5083269A (en) * 1989-01-10 1992-01-21 Kabushiki Kaisha Toshiba Buffer device suitable for asynchronous transfer mode communication

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5083269A (en) * 1989-01-10 1992-01-21 Kabushiki Kaisha Toshiba Buffer device suitable for asynchronous transfer mode communication

Cited By (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5546600A (en) * 1991-12-16 1996-08-13 Sharp Kabushiki Kaisha Data driven computer producing inhibit signal for inhibiting merging external provided data pieces with internal data pieces when number of processing data exceeds reference value
US6119201A (en) * 1997-02-19 2000-09-12 International Business Machines Corporation Disk under-run protection using formatted padding sectors
US6317809B1 (en) 1997-02-19 2001-11-13 International Business Machines Corporation Optical disk under-run protection using formatted padding sectors
US6959003B1 (en) 1998-09-22 2005-10-25 Kabushiki Kaisha Toshiba Serial transmission path switching system
US20020019952A1 (en) * 2000-08-09 2002-02-14 Fujitsu Limited Method of determining data transfer speed in data transfer apparatus
US6904539B2 (en) * 2000-08-09 2005-06-07 Fujitsu Limited Method of determining data transfer speed in data transfer apparatus
US6940516B1 (en) * 2000-09-28 2005-09-06 Rockwell Automation Technologies, Inc. Method and apparatus for video underflow detection in a raster engine
US7215339B1 (en) 2000-09-28 2007-05-08 Rockwell Automation Technologies, Inc. Method and apparatus for video underflow detection in a raster engine
US6829244B1 (en) * 2000-12-11 2004-12-07 Cisco Technology, Inc. Mechanism for modem pass-through with non-synchronized gateway clocks
US20050088975A1 (en) * 2000-12-11 2005-04-28 Cisco Technology, Inc. Mechanism for modem pass-through with non-synchronized gateway clocks
US7746881B2 (en) 2000-12-11 2010-06-29 Cisco Technology, Inc. Mechanism for modem pass-through with non-synchronized gateway clocks
US20020136205A1 (en) * 2001-03-07 2002-09-26 Takahiro Sasaki Packet data processing apparatus and packet data processing method
US7120171B2 (en) * 2001-03-07 2006-10-10 Hitachi Telecom Technologies, Ltd. Packet data processing apparatus and packet data processing method
US7230467B1 (en) 2005-03-24 2007-06-12 Cirrus Logic, Inc. Constant edge generation circuits and methods and systems using the same
US20090263104A1 (en) * 2005-10-07 2009-10-22 Koichi Tsutsumi Stream playback control device
US20080126101A1 (en) * 2006-05-31 2008-05-29 Kabushiki Kaisha Toshiba Information processing apparatus
US7920600B2 (en) * 2006-05-31 2011-04-05 Fujitsu Toshiba Mobile Communications Limited Information processing apparatus
US8416005B2 (en) 2008-01-03 2013-04-09 Mediatek Inc. Multifunctional output drivers and multifunctional transmitters using the same
US20110043259A1 (en) * 2008-01-03 2011-02-24 Mediatek Inc. Multifunctional Output Drivers and Multifunctional Transmitters Using the Same
US8179984B2 (en) * 2008-11-12 2012-05-15 Mediatek Inc. Multifunctional transmitters
US20100118932A1 (en) * 2008-11-12 2010-05-13 Mediatek Inc. Multifunctional transmitters
US8174907B2 (en) * 2009-05-07 2012-05-08 Elpida Memory, Inc. Semiconductor device having data input/output unit connected to bus line
US20100284228A1 (en) * 2009-05-07 2010-11-11 Elpida Memory, Inc. Semiconductor device having data input/output unit connected to bus line
US8943352B1 (en) * 2012-05-07 2015-01-27 Dust Networks, Inc. Low power timing, configuring, and scheduling
US10152111B2 (en) 2012-05-07 2018-12-11 Linear Technology Corporation Low power timing, configuring, and scheduling
US20160363954A1 (en) * 2015-06-15 2016-12-15 Altera Corporation Techniques For Providing Data Rate Changes
US9891653B2 (en) * 2015-06-15 2018-02-13 Altera Corporation Techniques for clock rate changes during data rate changes in an integrated circuit (IC)

Also Published As

Publication number Publication date
JPH04165866A (en) 1992-06-11

Similar Documents

Publication Publication Date Title
US5226012A (en) Buffer memory circuit having constant propagation delay
US5689313A (en) Buffer management in an image formatter
US5452010A (en) Synchronizing digital video inputs
WO2000046661A1 (en) Self-adjusting elasticity buffer
US5379399A (en) FIFO memory controller for a digital video communications channel having a detector, comparator, and threshold select logic circuit
US6097754A (en) Method of automatically detecting the baud rate of an input signal and an apparatus using the method
US4807028A (en) Decoding device capable of producing a decoded video signal with a reduced delay
KR100609781B1 (en) Asynchronous serial data interface
US5737633A (en) Serial data receiving device having a memory for storing a reception permit signal which enable or disable the device from hand-shaking with the transmitting device
US5305111A (en) Run length encoding method and system
US6055248A (en) Transmission frame format converter circuit
EP0299265A2 (en) Receiver synchronization in encoder/decoder
US5646700A (en) Simultaneous write/read control apparatus for first-in-first-out memory
EP1639601B1 (en) Asynchronous jitter reduction technique
US7107474B2 (en) Data transfer unit and method
US5677740A (en) Video receiver for storing compressed and encoded audio-visual data
JPH0227887A (en) Picture transmitter
KR100416786B1 (en) System for storing and printing screen of pdp
JPH03117219A (en) Variable length coding transmission system and transmitter and receiver for variable length coding transmission
KR970056144A (en) Adaptive Clock Recovery Unit Supporting Multiple Bit Rates
US6917387B2 (en) Arrangement for time-correct combination of two data streams
JPH0528537B2 (en)
RU1807494C (en) Data exchange device
WO1994010801A1 (en) Input clock presence detector for a digital video input signal
SU1109728A1 (en) Information input device

Legal Events

Date Code Title Description
AS Assignment

Owner name: NEC CORPORATION

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:AMANO, TORU;HIRAI, ICHIRO;REEL/FRAME:005954/0075

Effective date: 19911203

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

FEPP Fee payment procedure

Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12