US4606998A - Barrierless high-temperature lift-off process - Google Patents

Barrierless high-temperature lift-off process Download PDF

Info

Publication number
US4606998A
US4606998A US06/728,072 US72807285A US4606998A US 4606998 A US4606998 A US 4606998A US 72807285 A US72807285 A US 72807285A US 4606998 A US4606998 A US 4606998A
Authority
US
United States
Prior art keywords
layer
polyimide layer
temperature
polyimide
forming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US06/728,072
Inventor
Donna J. Clodgo
Rosemary A. Previti-Kelly
Erick G. Walton
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Priority to US06/728,072 priority Critical patent/US4606998A/en
Assigned to INTERNATIONAL BUSINESS MACHINES CORPORATION, A CORP OF NY reassignment INTERNATIONAL BUSINESS MACHINES CORPORATION, A CORP OF NY ASSIGNMENT OF ASSIGNORS INTEREST. Assignors: PREVITI-KELLY, ROSEMARY A., CLODGO, DONNA J., WALTON, ERICK G.
Priority to CA000495660A priority patent/CA1223089A/en
Priority to JP61015985A priority patent/JPS61252648A/en
Priority to DE8686105142T priority patent/DE3685906T2/en
Priority to EP86105142A priority patent/EP0200082B1/en
Application granted granted Critical
Publication of US4606998A publication Critical patent/US4606998A/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
    • H01L21/7688—Filling of holes, grooves or trenches, e.g. vias, with conductive material by deposition over sacrificial masking layer, e.g. lift-off
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/0271—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/0271—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
    • H01L21/0272—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers for lift-off processes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/311—Etching the insulating layers by chemical or physical means
    • H01L21/31127—Etching organic layers
    • H01L21/31133—Etching organic layers by chemical means
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
    • H05K3/14—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using spraying techniques to apply the conductive material, e.g. vapour evaporation
    • H05K3/143—Masks therefor
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/942—Masking
    • Y10S438/948—Radiation resist
    • Y10S438/951—Lift-off

Definitions

  • the invention relates to a method of forming metal layers under high-temperature conditions.
  • a patterned conductor layer on a substrate.
  • the two most common methods of forming such a layer are subtractive etching and lift-off techniques.
  • subtractive etching after a blanket conductor layer is deposited on the substrate, the layer is etched through a photomask in order to remove undesired portions thereof.
  • lift-off a layer (typically an insulator such as polyimide) is deposited on a substrate, and is patterned through a photomask.
  • the conductive layer is then deposited on the patterned insulator, and the insulator is removed from (i.e. "lifted off" of) the substrate, taking with it the undesired portions of the conductive layer.
  • lift-off is more desireable in that the solvents used to remove the insulator in lift-off cause less damage to the underlaying substrate than do the etch processes (e.g. a plasma etch or a reactive ion etch) used in subtractive etching. Also, the conductor profile resulting from lift-off processing minimizes step coverage problems in subsequent conductor layers.
  • etch processes e.g. a plasma etch or a reactive ion etch
  • the metal can be deposited at a temperature of 250° C.-300° C., reducing physical faults in the deposited metal. Note that during both the deposition and lift-off of this polyimide copolymer, a harmful organic solvent such as methylene chloride must be used.
  • a first layer of polyimide is patterned through a photoresist mask. After the metal is deposited, the photoresist mask is removed from the first polyimide layer and a second polyimide layer is applied for passivation.
  • a metal deposition process in which a high-temperature polyimide layer is applied to an underlaying polyimide layer.
  • the two polyimide layers are anisotropically etched through a photoresist mask to form vias in the underlaying polyimide layer.
  • the high-temperature polyimide layer is lifted off the underlaying polyimide layer, which remains as a passivation layer. Note that there is no barrier layer between the high-temperature polyimide layer and the photoresist mask.
  • the high-temperature polyimide layer can be processed using conventional solvents.
  • FIGS. 1-3 are cross-sectional views of a semiconductor structure undergoing the process steps of a first embodiment of the invention.
  • FIGS. 4-8 are cross-sectional views of a semiconductor structure undergoing the process steps of a second embodiment of the invention.
  • a substrate 10 has a layer of polyimide 14 spin-applied thereon. While substrate 10 is shown as being a bare silicon substrate, it is to be understood that any one of the semiconductor structures or devices currently manufactured in the industry (e.g. FET or bipolar transistors, storage capacitors, resistors, etc.) could be arranged on substrate 10, and that the patterned conductor layer to be described is patterned so as to form an electrical contact to any one of these structures. In other words, substrate 10 is shown as being bare merely for the purposes of more clearly illustrating the invention.
  • semiconductor structures or devices currently manufactured in the industry e.g. FET or bipolar transistors, storage capacitors, resistors, etc.
  • Polyimide layer 14 can be made up of any one of the known polyamic acid/imides that are stable up to 350° C. For example, polyimides sold under the names "PMDA-ODA” and “PI-2555” by the DuPont Company of Wilmington, Del. could be used. Polyimide layer 14 should be approximately as thick as the metal layer to be applied. For a second, third, etc. level metal, polyimide layer 14 should be approximately 1.8-2.0 ⁇ m thick. In addition to providing passivation, polyimide layer 14 produces a "step" for the metal layer to cover. This enhances discontinuities in the metal layer, facilitating lift-off as described below.
  • this embodiment of the invention relates to the formation of any level of metallurgy on the processed substrate.
  • an additional passivating layer e.g. silicon nitride, silicon dioxide or sputtered quartz
  • This additional passivating layer would have to be etched separately (i.e. etched using a separate mask) from the etching of the polyimide layers as discussed below.
  • the total thickness of the combination of polyimide 14 and the additional passivating layer should approximately equal the thickness of the metal layer to be applied.
  • the combined thickness should be 1.0-1.2 ⁇ m; for second, third, etc. level metals, the combined thickness should be 1.8-2.0 ⁇ m.
  • the additional passivation layer can be made up of any insulator formed at a temperature which is less than the annealling temperature of underlaying conductor layers. It is emphasized that while incorporation of these additional passivation layers is preferred in that they improve reliability, they can be deleted from the process of the invention if desired.
  • a layer of high-temperature polyimide 16 is then spin-coated onto the surface of polyimide layer 14.
  • Polyimide 16 can be made of any one of the known "high temperature” polyimides which do not fully imidize at temperatures below approximately 250° C.-280° C. Such polyimides are thus compatible with high-temperature metal deposition.
  • An example of such a polyimide is Pyralin PI-2566, sold by the DuPont Company of Wilmington, Del. "Pyralin” is a trademark of the DuPont Company.
  • Another such polyimide is sold under the trade name "PIQ” by the Hitachi Chemical Co., Ltd of Japan.
  • high-temperature polyimides can be distinguished from the polyimide copolymer disclosed in the Milgram patent in that these polyimides are not pre-imidized and they can be processed using solvents commonly used in the industry. Whichever of these two high-temperature polyimides is used, polyimide layer 16 should be at least as thick as the metal layer to be deposited.
  • the polyimide 16 should be heated to a temperature below its final cure temperature in order to facilitate subsequent etching. More specifically, it should be heated to at least 120° C. in order to harden, and preferably should be heated to approximately 200° C. in order to drive off excess solvent. For example, a 2 ⁇ m layer of PI-2566 is heated to 200° C. for approximately 20 minutes at temperature. Heating to 200° C. should be sufficient to fully imidize polyimide layer 14.
  • a layer of photoresist 18 is then applied to the surface of high-temperature polyimide layer 16.
  • This layer of photoresist must be thick enough (e.g. 3 ⁇ m) such that the underlying polyimide 16 will not be attacked when the vias are etched. That is, by making the photoresist sufficiently thick, there is no need for a barrier layer in order to protect portions of the polyimide layer 16 which are not to be removed during etching.
  • the photoresist can be made of any novolac resin-based positive photoresist.
  • the photoresist is chosen such that it can be exposed and developed (i.e. etched in an aqueous base such as sodium metasilicate (Na 2 SiO 3 )) as per conventional processing.
  • the high-temperature polyimide 16 and polyimide 14 are anisotropically reactive ion etched (RIE) in an oxygen plasma. Note that during the course of this etch step, much or all of the photoresist 18 is consumed. See FIG. 2. Thus, vias having substantial vertical sidewalls are etched into the polyimide layer 14.
  • RIE anisotropically reactive ion etched
  • Conductive material 20 may consist of any of the conductive materials used in forming patterned interconnection layers in semiconductor processing (e.g. metals such as aluminum, copper, etc.; silicides of tungsten, titanium, molybdenum, etc.).
  • a feature of the invention is that during the deposition of layer 20, substrate 10 can be heated such that the physical defects in the resulting interconnection layer (e.g. cracks, etc.) can be minimized. The substrate can be heated to temperatures of approximately 200° C.-280° C.
  • polyimide layer 16 should not be imidized beyond an insignificant (e.g. 2-5%) amount.
  • high-temperature polyimide layer 16 is lifted off polyimide layer 14. This lift-off is performed by submersing the substrate in n-methyl pyrrolidone (NMP) solvent at approximately 80°-90° C. for no more than 30 minutes. Thus, the undesired portions of conductor layer 20 are removed. The remaining polyimide layer 14 serves to passivate the conductive layer. Note that polyimide layer 16 can be removed without affecting polyimide layer 14 because of the fact that polyimide 16 is not fully imidized.
  • NMP n-methyl pyrrolidone
  • the process of the first embodiment of the invention utilizes a high-temperature polyimide without a barrier layer.
  • the invention provides a polyimide layer which passivates the patterned conductor layer.
  • This embodiment relates to the formation of a patterned contact layer (i.e. a "pad metallization") which enhances the electrical contact between the final metallization level on the substrate and the chip pads (i.e. "solder balls) or wire bonds which receive signals from sources external to the chip.
  • This contact layer also serves as a barrier layer, preventing the intermixing of the metallization metal with the chip pad or wire bond metals during the formation of the latter.
  • an insulator layer 30 is first applied to a processed substrate 10A.
  • a final metallization level 32 is disposed on passivation 30 and is patterned to form an elongated area which provides the electrical contact to the solder ball or wire bond to be subsequently formed.
  • Patterned conductor 32 fills vias formed by insulation 30, and contacts semiconductor structures and/or previous patterned conductor layers formed on substrate 10A. These underlying layers/structures are omitted from FIGS. 4-8 in order to more clearly illustrate this embodiment of the invention.
  • insulator layer 30 and interconnection layer 32 could be processed in the manner of the first embodiment of the invention as described above, they are not limited thereto. In other words, interconnection layer 32 and insulator layer 30 could be made up of other materials and processed in other ways in addition to those materials and process steps of the first embodiment of the present invention.
  • Passivation layer 34 can be made up of the afore-mentioned PMDA-ODA polyimide or its equivalent. Since polyimide 34 constitutes the final passivation layer, it should be relatively thick (in the order of 8 ⁇ m) in order to protect the underlying structures. After polyimide 34 is spin-coated onto the substrate, it should be solidified by heating to 110° C.-130° C. for approximately 15 minutes at temperature.
  • a layer of high-temperature polyimide 36 is then applied to the surface of polyimide 34.
  • High-temperature polyimide 36 is made up of polyimides such as PI-2566 or PIQ, as discussed previously. Similarly to the first embodiment of the invention, the high-temperature polyimide 36 should be approximately as thick (e.g. 2-3 ⁇ m) as the pad metallurgy to be subsequently formed. Similarly to polyimide 34, the high-temperature polyimide 36 should be solidified by heating to 110°-130° C. for approximately 15 minutes at temperature.
  • a photoresist layer 38 is then deposited onto high-temperature polyimide layer 36.
  • the photoresist should be a positive photoresist as described in the first embodiment of the invention.
  • the positive photoresist is exposed and developed as per conventional processing, using aqueous bases such as potassium hydroxide (KOH) or tetramethyl-ammonium hydroxide (TMAH).
  • KOH potassium hydroxide
  • TMAH tetramethyl-ammonium hydroxide
  • a feature of this embodiment of the invention is that by using a positive photoresist and the above-described etchants, the polyimide layers can be etched as the positive photoresist is developed. In other words, the photoresist is patterned and openings are created in the underlying polyimide layers during the course of a single wet etch step. See FIG. 5.
  • the positive photoresist 38 is removed using n-butyl acetate or any other solvent (e.g. iso-propyl alcohol or acetone) which removes photoresist without appreciably attacking underlaying polyamic acids such as polyimide.
  • n-butyl acetate or any other solvent e.g. iso-propyl alcohol or acetone
  • this removal step is not necessary, in that the photoresist could be removed as polyimide layer 36 is lifted off (as described below).
  • lift-off can be carried out more efficiently.
  • the polyimide layers are heated to approximately 200° C., which is sufficient to fully imidize (i.e. achieve at least 98% imidization) polyimide layer 34 and to imidize high-temperature polyimide layer 36 by an inconsequential (2-5%) amount.
  • the aperatures formed in the polyimide layers are then briefly etched, using either plasma or wet etch techniques, in order to remove any impurities.
  • a suitable wet etchant would be chromic-phosphoric acid, and a suitable atmosphere for plasma etching would be CF 4 or CF 4 +O 2 . Again, while this step is not absolutely necessary, it contributes to the reliability of the overall process.
  • a conductor layer 40 is then deposited.
  • This metallurgy e.g. a combination of chromium, copper and gold or titanium, copper and gold
  • the substrate 10A should be heated to 200°-280° C. during deposition in order to minimize the defects in the pad metallurgy layer.
  • other metals e.g. aluminum
  • undesired portions of the conductor layer 40 are removed by lifting off high-temperature polyimide layer 36 from polyimide layer 34, leaving behind pad metallurgy 40A.
  • the different solubility characteristics of the two polyimide films are produced by the extent to which they are imidized during the course of previous processing steps (i.e. recall the cure step in which polyimide 34 is fully imidized while high-temperature polyimide 36 is not appreciably imidized).
  • Polyimide 36 is then stripped using n-methyl-pyrrolidone at 80°-95° C. for 30 minutes at temperature.
  • solder balls 42 are deposited on pad metallurgy 40A, using well known techniques (e.g. evaporating the solder through a metal mask), resulting in the structure as shown in FIG. 7.
  • a wire bond metallurgy could be deposited on pad metallurgy 40A, again using conventional techniques.
  • the second embodiment of the invention as described above can be modified as follows.
  • the process can be altered by eliminating the positive resist strip.
  • TMAH or KOH solvents Immediately before the vias are etched in order to remove impurities, briefly expose the structure to TMAH or KOH solvents for a time sufficient to etch back the sidewalls of the opening formed in high-temperature polyimide layer 36 without appreciably affecting the vias in polyimide 34.
  • the metal upon application of conductor layer 40A, the metal will overflow the vias in polyimide 34 by a controllable amount (i.e. the extent to which the sidewalls of the aperature in polyimide 36 were etched back).
  • the process is then completed as described, resulting in a structure as shown in FIG. 8.
  • both embodiments of the invention present a method by which high-temperature polyimide layers are used to form a lift-off structure without the need for a barrier layer.
  • the first embodiment of the invention provides an efficient method of forming patterned interconnection layers
  • the second embodiment of the invention provides an efficient method of providing an interconnection between the final metallization layer and the solder balls or wire bonds.

Abstract

A lift-off metal deposition process in which a high temperature polyimide layer (i.e. a polyimide having a high imidization temperature) is applied to a first polyimide layer. The two layers are anisotropically etched through a photoresist mask to form vias in the first polyimide layer. After application of a metal layer, the high-temperature polyimide layer is lifted off the first polyimide layer, which remains as a passivation layer.

Description

TECHNICAL FIELD
The invention relates to a method of forming metal layers under high-temperature conditions.
CROSS-REFERENCE TO RELATED APPLICATIONS
Reference is made to U.S. patent application Ser. No. 693,698, filed Jan. 22, 1985, entitled "Tailoring of Via Hole Sidewall Slope", by A. D. Abrams, R. C. Bausmith, K. L. Holland and S. P. Holland, assigned to the assignee of the present invention, which discloses and claims a method of forming vias in a first polyimide layer through aperatures in a second polyimide layer. The thickness of the second polyimide layer is varied in order to alter the slope of the via hole sidewalls.
BACKGROUND ART
Many methods are known for forming a patterned conductor layer on a substrate. The two most common methods of forming such a layer are subtractive etching and lift-off techniques. In subtractive etching, after a blanket conductor layer is deposited on the substrate, the layer is etched through a photomask in order to remove undesired portions thereof. In lift-off, a layer (typically an insulator such as polyimide) is deposited on a substrate, and is patterned through a photomask. The conductive layer is then deposited on the patterned insulator, and the insulator is removed from (i.e. "lifted off" of) the substrate, taking with it the undesired portions of the conductive layer. Of these two techniques, it has been found that lift-off is more desireable in that the solvents used to remove the insulator in lift-off cause less damage to the underlaying substrate than do the etch processes (e.g. a plasma etch or a reactive ion etch) used in subtractive etching. Also, the conductor profile resulting from lift-off processing minimizes step coverage problems in subsequent conductor layers.
An example of such a lift-off process is disclosed in U.S. Pat. No. 4,451,971, entitled "Lift-Off Wafer Processing", issued June 5, 1984 to Milgram and assigned to Fairchild Camera and Instrument Corp. As disclosed in this patent, a layer of pre-imidized polyimide (i.e. a copolymer of an aromatic cycloaliphatic diamine and a dianhydride) is coated on a semiconductor substrate, and a silicon dioxide barrier layer is formed on the polyimide. The barrier layer protects the polyimide layer during photolithographic processing. After these layers are patterned through a photoresist mask, a metal layer is deposited on the structure. The polyimide layer is then stripped off the silicon, lifting off the undesired portions of the metal layer. By use of the particular polyimide copolymer disclosed, the metal can be deposited at a temperature of 250° C.-300° C., reducing physical faults in the deposited metal. Note that during both the deposition and lift-off of this polyimide copolymer, a harmful organic solvent such as methylene chloride must be used.
In the article by Homma et al, "Polyimide Liftoff Technology for High-Density LSI Metallization", IEEE Transactions on Electron Devices, Vol. ED-28, No. 5, May 1981 pp. 552-556, a lift-off metallization process is disclosed in which a polyimide having a high imidization temperature, sold under the trade name "PIQ" by the Hitachi Chemical Co., Ltd of Japan, has an overlaying molybdenum barrier layer formed thereon. The PIQ serves as the lift-off structure (i.e. the layer which is lifted off from the underlaying layers).
In the article by Winter, "Metal Deposition With Polyimide Lift-Off Technique", IBM Technical Disclosure Bulletin, Vol. 17, No. 5, Oct. 1974, p. 1309, a first layer of polyimide is patterned through a photoresist mask. After the metal is deposited, the photoresist mask is removed from the first polyimide layer and a second polyimide layer is applied for passivation.
As discussed above, special polyimide layers are needed in order to carry out high temperature lift-off processes. However, these special polyimides are typically used in conjunction with overlaying barrier layers, which protect the polyimides from etching during the definition of a photoresist mask disposed on the barrier layer. It would be advantageous to eliminate these barrier layers, since they add to manufacturing cost.
SUMMARY OF THE INVENTION
It is thus an object of the invention to provide an improved metal lift-off process.
It is another object of the invention to provide a lift-off structure which is compatible with high temperature metal deposition.
It is a further object of the invention to provide an improved metal lift-off process using polyimide as the lift-off structure, wherein the polyimide layer is not protected by a barrier layer and can be processed using conventional solvents.
These and other objects of the invention are realized by a metal deposition process in which a high-temperature polyimide layer is applied to an underlaying polyimide layer. The two polyimide layers are anisotropically etched through a photoresist mask to form vias in the underlaying polyimide layer. After application of a metal layer, the high-temperature polyimide layer is lifted off the underlaying polyimide layer, which remains as a passivation layer. Note that there is no barrier layer between the high-temperature polyimide layer and the photoresist mask. The high-temperature polyimide layer can be processed using conventional solvents.
BRIEF DESCRIPTION OF THE DRAWINGS
The foregoing and other structures and teachings of the invention will become more apparent upon a description of the best mode as rendered below. In the description to follow, reference will be made to the accompanying drawing, in which:
FIGS. 1-3 are cross-sectional views of a semiconductor structure undergoing the process steps of a first embodiment of the invention, and
FIGS. 4-8 are cross-sectional views of a semiconductor structure undergoing the process steps of a second embodiment of the invention.
BEST MODE FOR CARRYING OUT THE INVENTION
With reference to FIGS. 1-3, a first embodiment of the invention will now be described. As shown in FIG. 1, a substrate 10 has a layer of polyimide 14 spin-applied thereon. While substrate 10 is shown as being a bare silicon substrate, it is to be understood that any one of the semiconductor structures or devices currently manufactured in the industry (e.g. FET or bipolar transistors, storage capacitors, resistors, etc.) could be arranged on substrate 10, and that the patterned conductor layer to be described is patterned so as to form an electrical contact to any one of these structures. In other words, substrate 10 is shown as being bare merely for the purposes of more clearly illustrating the invention.
Polyimide layer 14 can be made up of any one of the known polyamic acid/imides that are stable up to 350° C. For example, polyimides sold under the names "PMDA-ODA" and "PI-2555" by the DuPont Company of Wilmington, Del. could be used. Polyimide layer 14 should be approximately as thick as the metal layer to be applied. For a second, third, etc. level metal, polyimide layer 14 should be approximately 1.8-2.0 μm thick. In addition to providing passivation, polyimide layer 14 produces a "step" for the metal layer to cover. This enhances discontinuities in the metal layer, facilitating lift-off as described below.
It is to be understood that this embodiment of the invention relates to the formation of any level of metallurgy on the processed substrate. If the invention is used to provide a first level of metallurgy, an additional passivating layer (e.g. silicon nitride, silicon dioxide or sputtered quartz) could be formed between polyimide layer 14 and substrate 10 for the purpose of providing additional insulation. This additional passivating layer would have to be etched separately (i.e. etched using a separate mask) from the etching of the polyimide layers as discussed below. Further, if this embodiment of the invention is used to provide via studs to structures formed on the substrate or to other metal layers, a similar passivating layer could be used which would be patterned using the same mask as the polyimide layers (only the etch ambient or plasma would have to be changed). Either way, the total thickness of the combination of polyimide 14 and the additional passivating layer should approximately equal the thickness of the metal layer to be applied. For the first level metal, the combined thickness should be 1.0-1.2 μm; for second, third, etc. level metals, the combined thickness should be 1.8-2.0 μm. The additional passivation layer can be made up of any insulator formed at a temperature which is less than the annealling temperature of underlaying conductor layers. It is emphasized that while incorporation of these additional passivation layers is preferred in that they improve reliability, they can be deleted from the process of the invention if desired.
A layer of high-temperature polyimide 16 is then spin-coated onto the surface of polyimide layer 14. Polyimide 16 can be made of any one of the known "high temperature" polyimides which do not fully imidize at temperatures below approximately 250° C.-280° C. Such polyimides are thus compatible with high-temperature metal deposition. An example of such a polyimide is Pyralin PI-2566, sold by the DuPont Company of Wilmington, Del. "Pyralin" is a trademark of the DuPont Company. Another such polyimide is sold under the trade name "PIQ" by the Hitachi Chemical Co., Ltd of Japan. These high-temperature polyimides can be distinguished from the polyimide copolymer disclosed in the Milgram patent in that these polyimides are not pre-imidized and they can be processed using solvents commonly used in the industry. Whichever of these two high-temperature polyimides is used, polyimide layer 16 should be at least as thick as the metal layer to be deposited.
The polyimide 16 should be heated to a temperature below its final cure temperature in order to facilitate subsequent etching. More specifically, it should be heated to at least 120° C. in order to harden, and preferably should be heated to approximately 200° C. in order to drive off excess solvent. For example, a 2 μm layer of PI-2566 is heated to 200° C. for approximately 20 minutes at temperature. Heating to 200° C. should be sufficient to fully imidize polyimide layer 14.
A layer of photoresist 18 is then applied to the surface of high-temperature polyimide layer 16. This layer of photoresist must be thick enough (e.g. 3 μm) such that the underlying polyimide 16 will not be attacked when the vias are etched. That is, by making the photoresist sufficiently thick, there is no need for a barrier layer in order to protect portions of the polyimide layer 16 which are not to be removed during etching. The photoresist can be made of any novolac resin-based positive photoresist. Preferably, the photoresist is chosen such that it can be exposed and developed (i.e. etched in an aqueous base such as sodium metasilicate (Na2 SiO3)) as per conventional processing.
After photoresist 18 has been exposed and developed, the high-temperature polyimide 16 and polyimide 14 are anisotropically reactive ion etched (RIE) in an oxygen plasma. Note that during the course of this etch step, much or all of the photoresist 18 is consumed. See FIG. 2. Thus, vias having substantial vertical sidewalls are etched into the polyimide layer 14.
Then, as shown in FIG. 2, a 1.8-2.0 μm layer of conductive material 20 (1.0-1.2 μm for first level metal) is formed on the structure, filling the vias formed in polyimide layer 14. Conductive material 20 may consist of any of the conductive materials used in forming patterned interconnection layers in semiconductor processing (e.g. metals such as aluminum, copper, etc.; silicides of tungsten, titanium, molybdenum, etc.). A feature of the invention is that during the deposition of layer 20, substrate 10 can be heated such that the physical defects in the resulting interconnection layer (e.g. cracks, etc.) can be minimized. The substrate can be heated to temperatures of approximately 200° C.-280° C. Note that the only constraint on these deposition temperatures is that they must not be greater than the "full" imidization temperature of polyimide layer 16. In other words, during high temperature metal deposition, polyimide layer 16 should not be imidized beyond an insignificant (e.g. 2-5%) amount.
Finally, as shown in FIG. 3, high-temperature polyimide layer 16 is lifted off polyimide layer 14. This lift-off is performed by submersing the substrate in n-methyl pyrrolidone (NMP) solvent at approximately 80°-90° C. for no more than 30 minutes. Thus, the undesired portions of conductor layer 20 are removed. The remaining polyimide layer 14 serves to passivate the conductive layer. Note that polyimide layer 16 can be removed without affecting polyimide layer 14 because of the fact that polyimide 16 is not fully imidized.
As described above, the process of the first embodiment of the invention utilizes a high-temperature polyimide without a barrier layer. In addition, the invention provides a polyimide layer which passivates the patterned conductor layer.
With reference to FIG. 4, a second embodiment of the invention will now be described. This embodiment relates to the formation of a patterned contact layer (i.e. a "pad metallization") which enhances the electrical contact between the final metallization level on the substrate and the chip pads (i.e. "solder balls) or wire bonds which receive signals from sources external to the chip. This contact layer also serves as a barrier layer, preventing the intermixing of the metallization metal with the chip pad or wire bond metals during the formation of the latter.
As shown in FIG. 4, an insulator layer 30 is first applied to a processed substrate 10A. A final metallization level 32 is disposed on passivation 30 and is patterned to form an elongated area which provides the electrical contact to the solder ball or wire bond to be subsequently formed. Patterned conductor 32 fills vias formed by insulation 30, and contacts semiconductor structures and/or previous patterned conductor layers formed on substrate 10A. These underlying layers/structures are omitted from FIGS. 4-8 in order to more clearly illustrate this embodiment of the invention. It is to be emphasized that while insulator layer 30 and interconnection layer 32 could be processed in the manner of the first embodiment of the invention as described above, they are not limited thereto. In other words, interconnection layer 32 and insulator layer 30 could be made up of other materials and processed in other ways in addition to those materials and process steps of the first embodiment of the present invention.
Substrate 10A is then covered by a final passivation layer 34. Passivation layer 34 can be made up of the afore-mentioned PMDA-ODA polyimide or its equivalent. Since polyimide 34 constitutes the final passivation layer, it should be relatively thick (in the order of 8 μm) in order to protect the underlying structures. After polyimide 34 is spin-coated onto the substrate, it should be solidified by heating to 110° C.-130° C. for approximately 15 minutes at temperature.
A layer of high-temperature polyimide 36 is then applied to the surface of polyimide 34. High-temperature polyimide 36 is made up of polyimides such as PI-2566 or PIQ, as discussed previously. Similarly to the first embodiment of the invention, the high-temperature polyimide 36 should be approximately as thick (e.g. 2-3 μm) as the pad metallurgy to be subsequently formed. Similarly to polyimide 34, the high-temperature polyimide 36 should be solidified by heating to 110°-130° C. for approximately 15 minutes at temperature.
A photoresist layer 38 is then deposited onto high-temperature polyimide layer 36. The photoresist should be a positive photoresist as described in the first embodiment of the invention.
The positive photoresist is exposed and developed as per conventional processing, using aqueous bases such as potassium hydroxide (KOH) or tetramethyl-ammonium hydroxide (TMAH). A feature of this embodiment of the invention is that by using a positive photoresist and the above-described etchants, the polyimide layers can be etched as the positive photoresist is developed. In other words, the photoresist is patterned and openings are created in the underlying polyimide layers during the course of a single wet etch step. See FIG. 5.
Then, as shown in FIG. 6, the positive photoresist 38 is removed using n-butyl acetate or any other solvent (e.g. iso-propyl alcohol or acetone) which removes photoresist without appreciably attacking underlaying polyamic acids such as polyimide. Note that this removal step is not necessary, in that the photoresist could be removed as polyimide layer 36 is lifted off (as described below). By removing the photoresist separately, lift-off can be carried out more efficiently. After photoresist removal, the polyimide layers are heated to approximately 200° C., which is sufficient to fully imidize (i.e. achieve at least 98% imidization) polyimide layer 34 and to imidize high-temperature polyimide layer 36 by an inconsequential (2-5%) amount.
The aperatures formed in the polyimide layers are then briefly etched, using either plasma or wet etch techniques, in order to remove any impurities. A suitable wet etchant would be chromic-phosphoric acid, and a suitable atmosphere for plasma etching would be CF4 or CF4 +O2. Again, while this step is not absolutely necessary, it contributes to the reliability of the overall process.
As shown in FIG. 6, a conductor layer 40 is then deposited. This metallurgy (e.g. a combination of chromium, copper and gold or titanium, copper and gold) enhances the contact between the wire bond or solder ball to be subsequently formed and patterned conductor layer 32, while also providing an intermixing barrier therebetween. As in the first embodiment of the invention, the substrate 10A should be heated to 200°-280° C. during deposition in order to minimize the defects in the pad metallurgy layer. Note that other metals (e.g. aluminum) could be used here.
Then, as shown in FIG. 7, undesired portions of the conductor layer 40 are removed by lifting off high-temperature polyimide layer 36 from polyimide layer 34, leaving behind pad metallurgy 40A. As in the first embodiment of the invention, the different solubility characteristics of the two polyimide films are produced by the extent to which they are imidized during the course of previous processing steps (i.e. recall the cure step in which polyimide 34 is fully imidized while high-temperature polyimide 36 is not appreciably imidized). Polyimide 36 is then stripped using n-methyl-pyrrolidone at 80°-95° C. for 30 minutes at temperature.
Finally, the lead-tin solder balls 42 are deposited on pad metallurgy 40A, using well known techniques (e.g. evaporating the solder through a metal mask), resulting in the structure as shown in FIG. 7. Alternatively, a wire bond metallurgy could be deposited on pad metallurgy 40A, again using conventional techniques.
The second embodiment of the invention as described above can be modified as follows. In order to insure that sufficient contact is made between solder ball 42 and pad metallurgy 40A, it may be advantageous to configure the upper surface of pad metallurgy 40A such that it overflows the vias formed in passivating polyimide layer 34. In order to do this, the process can be altered by eliminating the positive resist strip. Immediately before the vias are etched in order to remove impurities, briefly expose the structure to TMAH or KOH solvents for a time sufficient to etch back the sidewalls of the opening formed in high-temperature polyimide layer 36 without appreciably affecting the vias in polyimide 34. Thus, upon application of conductor layer 40A, the metal will overflow the vias in polyimide 34 by a controllable amount (i.e. the extent to which the sidewalls of the aperature in polyimide 36 were etched back). The process is then completed as described, resulting in a structure as shown in FIG. 8.
As described above, both embodiments of the invention present a method by which high-temperature polyimide layers are used to form a lift-off structure without the need for a barrier layer. The first embodiment of the invention provides an efficient method of forming patterned interconnection layers, and the second embodiment of the invention provides an efficient method of providing an interconnection between the final metallization layer and the solder balls or wire bonds.
It is to be understood that while modifications can be made by a person of ordinary skill in the art to the best mode as described above, such modifications fall within the general scope of the present invention.

Claims (21)

We claim:
1. A process for forming a patterned interconnection layer on a processed semiconductor substrate, comprising the steps of:
forming a first polyimide layer on the processed substrate;
forming a high-temperature polyimide layer on said first polyimide layer;
forming a photoresist layer on said high-temperature polyimide layer;
exposing said photoresist layer and developing said photoresist layer in a solvent which does not appreciably attack said high-temperature polyimide layer;
etching said high-temperature polyimide layer and said first polyimide layer through said developed photoresist layer to form vias in said first polyimide layer, said high-temperature polyimide layer and said first polyimide layer etching at substantially the same rate, said photoresist layer being substantially removed during said etching step;
forming a conductor layer on said substrate, said conductor layer at least partially filling said vias formed in said first polyimide layer, said conductor layer being formed under high temperature conditions; and
lifting off said high temperature polyimide layer from said first polyimide layer in order to remove undesired portions of said conductor layer.
2. The process as recited in claim 1, wherein said high-temperature polyimide layer and said conductor layer have substantially the same thicknesses.
3. The process as recited in claim 1, wherein said high-temperature polyimide layer is comprised of a polyimide material which does not fully imidize at temperatures below approximately 250°-280° C.
4. The process as recited in claim 3, wherein prior to said step of forming said photoresist layer on said high-temperature polyimide layer, said first polyimide layer is substantially imidized without appreciably imidizing said high-temperature polyimide layer.
5. The process as recited in claim 1, wherein said photoresist layer is developed in a solvent comprising sodium metasilicate.
6. The process as recited in claim 1, wherein said step of etching said high-temperature polyimide layer and said first polyimide layer is carried out using reactive ion etching in an oxygen ambient.
7. The process as recited in claim 1, wherein said substrate is heated to a temperature below the imidization temperature of said high-temperature polyimide layer during said step of forming said conductor layer on said substrate.
8. The process as recited in claim 1, wherein said step of lifting off said high-temperature polyimide layer is carried out using n-methyl pyrrolidone as the solvent.
9. A process of forming a patterned conductor layer on the surface of a processed semiconductor substrate having active and passive devices formed thereon and a patterned passivation layer formed on the devices, comprising the steps of:
forming a first polyimide layer on the patterned passivation layer of the processed semiconductor substrate;
forming a second polyimide layer on said first polyimide layer and heating said second polyimide layer in order to remove excess solvent therefrom, said second polyimide layer having an imidization temperature of approximately 250°-280° C.;
forming a positive photoresist layer on said second polyimide layer;
exposing said positive photoresist layer and developing said positive photoresist layer in an aqueous base which does not appreciably attack said second polyimide layer;
anisotropically etching said second polyimide layer and said first polyimide layer through said developed positive photoresist so as to form vias having substantially vertical sidewalls in said first polyimide layer, said vias being aligned with openings in said patterned passivation layer, said second and first polyimide layers etching at substantially the same rate;
forming a conductor layer on the processed semiconductor substrate, said conductor layer at least partially filling said vias, the semiconductor substrate being held at a temperature of at least 200° C. during formation of said conductor layer so as to minimize physical defects in said conductor layer; and
removing undesired portions of said conductor layer and remaining portions of said positive photoresist layer atop said second polyimide layer by submersing the processed semiconductor substrate in a solvent which attacks said second polyimide layer without appreciably attacking said first polyimide layer.
10. The process as recited in claim 9, wherein the patterned passivation layer comprises an insulator which can be formed at a temperature below the anneal temperature of any underlying conductors.
11. The process as recited in claim 10, wherein said insulator is selected from the group consisting of silicon nitride, silicon dioxide, and sputtered quartz.
12. A process of forming an interconnection structure for coupling a metallization level of a processed semiconductor substrate to a conductor coupled to an external signal source, comprising the steps of
forming a first polyimide layer on said metallization level of the semiconductor substrate;
forming a second polyimide layer on said first polyimide layer;
forming a layer of photoresist on said second polyimide layer;
exposing said photoresist and developing said photoresist in an aqueous base which attacks said second and first polyimide layers so as to form vias in said first polyimide layer to a selected portion of said metallization level;
heating the substrate to a temperature sufficient to substantially imidize said first polyimide layer and insubstantially imidize said second polyimide layer;
depositing a conductor layer on said second polyimide layer under high temperature conditions, said conductor layer at least partially filling said vias; and
lifting off said second polyimide layer from said first polyimide layer in order to remove portions of said conductor layer lying outside said vias.
13. The process as recited in claim 12, wherein said aqueous base is selected from the group consisting of KOH and TMAH.
14. The process as recited in claim 12, wherein said step of curing said first and second polyimide layers is carried out at a temperature within the range of 200°-280° C.
15. The process as recited in claim 12, wherein said first and second polyimide layers are solidified by heating to 110° C.-130° C. immediately after formation.
16. The process as recited in claim 12, wherein said second polyimide layer is lifted off said first polyimide layer by submersing said second polyimide layer in an n-methyl pyrrolidone solvent.
17. The process as recited in claim 12, wherein said conductor layer comprises a combination of chromium, copper and gold.
18. The process as recited in claim 12, wherein said conductor layer comprises a combination of titanium, copper and gold.
19. A method of forming wire bond contacts which connect the final metallization level of a processed semiconductor substrate to at least one external signal source, comprising the steps of:
forming a first polyimide layer on the final metallization layer;
forming a high-temperature polyimide layer on said first polyimide layer;
forming a positive photoresist layer on said high-temperature polyimide layer;
exposing said positive photoresist and developing said exposed positive photoresist in an aqueous base which attacks said high-temperature polyimide layer and said first polyimide layer to form vias in said first polyimide layer, said high-temperature polyimide layer and said first polyimide layer etching at substantially the same rate;
removing said positive photoresist layer;
heating the substrate so as to substantially imidize said first polyimide layer and insubstantially imidize said high-temperature polyimide layer;
depositing a layer of a first conductive material onto said substrate, said first conductive material at least partially filling said vias in said first polyimide layer, said substrate being heated to a temperature below the full imidization temperature of said high-temperature polyimide layer during said deposition of said conductive material;
lifting off the high-temperature polyimide layer from said first polyimide layer in order to remove portions of said conductive material lying outside said vias; and
forming the wire bond contacts on remaining portions of said conductive material.
20. A method of forming a solder ball contact which connects the metallization levels of the semiconductor substrate to at least one external signal source, comprising the steps of:
passivating the final metallization layer by spin-applying a first polyimide layer thereon;
spin-applying a high-temperature polyimide layer onto said first polyimide layer, said first polyimide layer being thicker than said high-temperature polyimide layer;
spin-applying a layer of positive photoresist onto said high-temperature polyimide layer;
exposing said positive photoresist and developing said exposed positive photoresist in an aqueous base which attacks said high-temperature polyimide layer and said first polyimide layer to form vias in said first polyimide layer without appreciably attacking the underlying metallization level, said high-temperature polyimide layer and said first polyimide layer etching at substantially the same rate;
removing said positive photoresist with a solvent which does not appreciably attack the underlying layers;
heating the substrate to approximately 200° C. for approximately 15-20 minutes, which is sufficient to fully imidize said first polyimide layer and insubstantially imidize said high-temperature polyimide layer;
depositing a layer of conductive material on said high-temperature polyimide layer, said substrate being heated to 200°-280° C. during said deposition of said conductive material in order to minimize physical defects therein, said conductive material substantially filling said vias formed in said first polyimide layer to form a pad metallurgy in said vias;
lifting off the high temperature polyimide layer from said first polyimide layer in order to remove portions of said conductive material lying outside said vias; and
depositing solder through a mask in order to form the solder ball contacts on said pad metallurgy.
21. A method of forming a pad metallurgy which provides a conductive intermixing barrier between the metallization levels of a processed semiconductor substrate and the wire bond or solder ball contacts coupled to at least one external signal source, comprising the steps of:
passivating a final one of the metallization levels of the processed semiconductor substrate by spin-coating a first polyimide layer thereon;
forming a high-temperature polyimide layer on said first polyimide layer, said high-temperature polyimide layer having a full imidization temperature within the range of 250°-280° C.;
forming a positive photoresist layer on said high-temperature polyimide layer;
exposing said positive photoresist and developing said exposed positive photoresist in an aqueous base which attacks said high-temperature polyimide layer and said first polyimide layer to form aperatures in said high-temperature polyimide layer and vias through said first polyimide layer to an elongated portion of said final metallization level, said high-temperature polyimide layer and said first polyimide layer etching at substantially the same rate;
heating the substrate so as to substantially imidize said first polyimide layer and insubstantially imidize said high-temperature polyimide layer;
etching said high-temperature polyimide through said positive photoresist in order to etch back the sidewalls of said aperatures in said high-temperature polyimide layer without appreciably attacking said first polyimide layer or said final metallization level;
depositing a first layer of conductive material on said high-temperature polyimide under high temperature conditions, said first layer of conductive material at least partially overflowing said vias in said first polyimide layer to form a pad metallurgy; and
lifting off the high-temperature polyimide layer from said first polyimide layer in order to remove undesired portions of said conductive material lying outside said vias.
US06/728,072 1985-04-30 1985-04-30 Barrierless high-temperature lift-off process Expired - Lifetime US4606998A (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
US06/728,072 US4606998A (en) 1985-04-30 1985-04-30 Barrierless high-temperature lift-off process
CA000495660A CA1223089A (en) 1985-04-30 1985-11-19 Barrierless high-temperature lift-off process
JP61015985A JPS61252648A (en) 1985-04-30 1986-01-29 Formation of conductor pattern
DE8686105142T DE3685906T2 (en) 1985-04-30 1986-04-15 HIGH TEMPERATURE LIFTING METHOD WITHOUT INTERLAYER FOR A STRUCTURED INTERLAYER LAYER.
EP86105142A EP0200082B1 (en) 1985-04-30 1986-04-15 Barrierless high-temperature lift-off process for forming a patterned interconnection layer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/728,072 US4606998A (en) 1985-04-30 1985-04-30 Barrierless high-temperature lift-off process

Publications (1)

Publication Number Publication Date
US4606998A true US4606998A (en) 1986-08-19

Family

ID=24925304

Family Applications (1)

Application Number Title Priority Date Filing Date
US06/728,072 Expired - Lifetime US4606998A (en) 1985-04-30 1985-04-30 Barrierless high-temperature lift-off process

Country Status (5)

Country Link
US (1) US4606998A (en)
EP (1) EP0200082B1 (en)
JP (1) JPS61252648A (en)
CA (1) CA1223089A (en)
DE (1) DE3685906T2 (en)

Cited By (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1987005314A1 (en) * 1986-02-28 1987-09-11 Macdermid, Incorporated Photoresist stripper composition and process of use
US4812388A (en) * 1985-05-03 1989-03-14 Gte Telecomunicazioni, S.P.A. Process to obtain thin film lines
US4828964A (en) * 1985-08-20 1989-05-09 International Business Machines Corporation Polyimide formulation for forming a patterned film on a substrate
US4886573A (en) * 1986-08-27 1989-12-12 Hitachi, Ltd. Process for forming wiring on substrate
US4890157A (en) * 1986-01-31 1989-12-26 Texas Instruments Incorporated Integrated circuit product having a polyimide film interconnection structure
EP0351622A2 (en) * 1988-07-13 1990-01-24 International Business Machines Corporation Wet etching of cured polyimide
US4911786A (en) * 1989-04-26 1990-03-27 International Business Machines Corporation Method of etching polyimides and resulting passivation structure
US4960491A (en) * 1989-01-13 1990-10-02 International Business Machines Corporation Process for etching organic polymeric materials
US5006488A (en) * 1989-10-06 1991-04-09 International Business Machines Corporation High temperature lift-off process
GB2238910A (en) * 1989-12-06 1991-06-12 Ericsson Telefon Ab L M Preventing parasitic transistor in integrated circuits
US5071733A (en) * 1986-05-20 1991-12-10 Kanegafuchi Kagaku Kogyo Kabushiki Kaisha Patterned thin film and process for preparing the same
EP0573134A1 (en) * 1992-06-05 1993-12-08 Intel Corporation Polyimide process for protecting integrated circuits
US5412868A (en) * 1991-10-31 1995-05-09 Sgs-Thomson Microelectronics, Inc. Process of removing polymers in semiconductor vias
US5474956A (en) * 1995-03-14 1995-12-12 Hughes Aircraft Company Method of fabricating metallized substrates using an organic etch block layer
US5503961A (en) * 1994-11-02 1996-04-02 International Business Machines Corporation Process for forming multilayer lift-off structures
US5597983A (en) * 1994-02-03 1997-01-28 Sgs-Thomson Microelectronics, Inc. Process of removing polymers in semiconductor vias
US5773899A (en) * 1993-09-30 1998-06-30 Consorzio Per La Ricerca Sulla Microelettronica Nel Mezzogiorno Bonding pad for a semiconductor chip
US5798287A (en) * 1993-12-24 1998-08-25 Consorzio Per La Ricerca Sulla Microelettronica Nel Mezzogiorno Method for forming a power MOS device chip
US5821616A (en) * 1993-12-24 1998-10-13 Consorzio Per La Ricerca Sulla Microelettronica Nel Mezzogiorno Power MOS device chip and package assembly
US5888889A (en) * 1993-12-24 1999-03-30 Consorzio Per La Ricerca Sulla Microelettronica Nel Mezzogiorno Integrated structure pad assembly for lead bonding
US6127099A (en) * 1995-04-24 2000-10-03 Nec Corporation Method of producing a semiconductor device
US6136689A (en) * 1998-08-14 2000-10-24 Micron Technology, Inc. Method of forming a micro solder ball for use in C4 bonding process
US6589712B1 (en) * 1998-11-04 2003-07-08 Yi-Ren Hsu Method for forming a passivation layer using polyimide layer as a mask
US20030186485A1 (en) * 2000-04-10 2003-10-02 Farrar Paul A. Micro C-4 semiconductor die and method for depositing connection sites thereon
US20040217840A1 (en) * 2001-09-04 2004-11-04 Megic Corporation Method for making high-performance RF integrated circuits
US20040248047A1 (en) * 2003-06-09 2004-12-09 Minebea Co., Ltd. Method of forming thin-film pattern
US20060006544A1 (en) * 1998-08-14 2006-01-12 Farrar Paul A Method of forming a micro solder ball for use in C4 bonding process
DE102005002550A1 (en) * 2005-01-19 2006-07-27 Infineon Technologies Ag Material structure e.g. wafer processing involves applying coating material on surface of wafer and to remaining photoresist, and removing photoresist such that material remains only in one region of surface of photoresist
US20070026627A1 (en) * 2005-07-26 2007-02-01 Kim Sung M Well photoresist pattern of semiconductor device and method for forming the same
US20070036890A1 (en) * 2005-08-12 2007-02-15 Feng Zhong Method of making a fuel cell component using a mask
US20090130599A1 (en) * 2007-11-20 2009-05-21 Timothy Harrison Daubenspeck Method for forming an electrical structure comprising multiple photosensitive materials
US20090224296A1 (en) * 2005-01-28 2009-09-10 Texas Instruments Incorporated Methods, Systems and Structures for Forming Semiconductor Structures Incorporating High-Temperature Processing Steps
US20100163878A1 (en) * 2006-08-10 2010-07-01 Koninklijke Philips Electronics N.V. Active matrix displays and other electronic devices having plastic substrates
US7960269B2 (en) 2005-07-22 2011-06-14 Megica Corporation Method for forming a double embossing structure
CN110098108A (en) * 2018-01-31 2019-08-06 苏州锐材半导体有限公司 A kind of production method of the micro- exposure mask of polyimides
US11304303B2 (en) * 2020-04-30 2022-04-12 Dujud Llc Methods and processes for forming electrical circuitries on three-dimensional geometries

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2212979A (en) * 1987-12-02 1989-08-02 Philips Nv Fabricating electrical connections,particularly in integrated circuit manufacture
US4961259A (en) * 1989-06-16 1990-10-09 Hughes Aircraft Company Method of forming an interconnection by an excimer laser
US5130229A (en) * 1990-04-26 1992-07-14 International Business Machines Corporation Multi layer thin film wiring process featuring self-alignment of vias
DE4034868C2 (en) * 1990-11-02 1995-02-16 Itt Ind Gmbh Deutsche Process for selective metal deposition in the production of semiconductor components
GB2352084B (en) * 1999-07-13 2002-11-13 Simage Oy Forming contacts on semiconductor substrates for radiation detectors and imaging devices
US6410922B1 (en) 1995-11-29 2002-06-25 Konstantinos Evangelos Spartiotis Forming contacts on semiconductor substrates for radiation detectors and imaging devices

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4334349A (en) * 1979-06-06 1982-06-15 Tokyo Shibaura Denki Kabushiki Kaisha Method of producing semiconductor device
US4353778A (en) * 1981-09-04 1982-10-12 International Business Machines Corporation Method of etching polyimide
US4377115A (en) * 1979-12-21 1983-03-22 Kolze Bruce A Furnace for burning particulate wood waste material
US4428796A (en) * 1982-08-02 1984-01-31 Fairchild Camera And Instrument Corporation Adhesion bond-breaking of lift-off regions on semiconductor structures
US4451971A (en) * 1982-08-02 1984-06-05 Fairchild Camera And Instrument Corporation Lift-off wafer processing
US4523976A (en) * 1984-07-02 1985-06-18 Motorola, Inc. Method for forming semiconductor devices

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3985597A (en) * 1975-05-01 1976-10-12 International Business Machines Corporation Process for forming passivated metal interconnection system with a planar surface
JPS6018923A (en) * 1983-07-13 1985-01-31 Hitachi Ltd Taper etching of polyimide resin layer
US4624740A (en) * 1985-01-22 1986-11-25 International Business Machines Corporation Tailoring of via-hole sidewall slope

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4334349A (en) * 1979-06-06 1982-06-15 Tokyo Shibaura Denki Kabushiki Kaisha Method of producing semiconductor device
US4377115A (en) * 1979-12-21 1983-03-22 Kolze Bruce A Furnace for burning particulate wood waste material
US4353778A (en) * 1981-09-04 1982-10-12 International Business Machines Corporation Method of etching polyimide
US4428796A (en) * 1982-08-02 1984-01-31 Fairchild Camera And Instrument Corporation Adhesion bond-breaking of lift-off regions on semiconductor structures
US4451971A (en) * 1982-08-02 1984-06-05 Fairchild Camera And Instrument Corporation Lift-off wafer processing
US4523976A (en) * 1984-07-02 1985-06-18 Motorola, Inc. Method for forming semiconductor devices

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
A Negative Resist Process for Polyimide as Dielectric in Dual Layer Metal Structure Belani and Spoack, Natl. Semiconductor. *
Doublecoat Planar Polyimide Process, vol. 27, No. 2, Jul. 1984 IBM Technical Disclosure Bulletin. *
Polyimide Liftoff Technology for High Density LSI Metallization Homma et al. *

Cited By (53)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4812388A (en) * 1985-05-03 1989-03-14 Gte Telecomunicazioni, S.P.A. Process to obtain thin film lines
US4828964A (en) * 1985-08-20 1989-05-09 International Business Machines Corporation Polyimide formulation for forming a patterned film on a substrate
US4890157A (en) * 1986-01-31 1989-12-26 Texas Instruments Incorporated Integrated circuit product having a polyimide film interconnection structure
WO1987005314A1 (en) * 1986-02-28 1987-09-11 Macdermid, Incorporated Photoresist stripper composition and process of use
US5071733A (en) * 1986-05-20 1991-12-10 Kanegafuchi Kagaku Kogyo Kabushiki Kaisha Patterned thin film and process for preparing the same
US4886573A (en) * 1986-08-27 1989-12-12 Hitachi, Ltd. Process for forming wiring on substrate
EP0351622A2 (en) * 1988-07-13 1990-01-24 International Business Machines Corporation Wet etching of cured polyimide
EP0351622A3 (en) * 1988-07-13 1990-06-27 International Business Machines Corporation Wet etching of cured polyimide
US4960491A (en) * 1989-01-13 1990-10-02 International Business Machines Corporation Process for etching organic polymeric materials
US4911786A (en) * 1989-04-26 1990-03-27 International Business Machines Corporation Method of etching polyimides and resulting passivation structure
US5006488A (en) * 1989-10-06 1991-04-09 International Business Machines Corporation High temperature lift-off process
GB2238910B (en) * 1989-12-06 1993-08-11 Ericsson Telefon Ab L M High voltage integrated circuit
GB2238910A (en) * 1989-12-06 1991-06-12 Ericsson Telefon Ab L M Preventing parasitic transistor in integrated circuits
US5861656A (en) * 1989-12-06 1999-01-19 Telefonaktiebolaget Lm Ericsson High voltage integrated circuit
US5412868A (en) * 1991-10-31 1995-05-09 Sgs-Thomson Microelectronics, Inc. Process of removing polymers in semiconductor vias
KR100275249B1 (en) * 1992-06-05 2001-01-15 피터 엔. 데트킨 Polyimide processing method for integrated circuit protection
EP0573134A1 (en) * 1992-06-05 1993-12-08 Intel Corporation Polyimide process for protecting integrated circuits
US5773899A (en) * 1993-09-30 1998-06-30 Consorzio Per La Ricerca Sulla Microelettronica Nel Mezzogiorno Bonding pad for a semiconductor chip
US5869357A (en) * 1993-09-30 1999-02-09 Consorzio Per La Ricerca Sulla Microelettronica Nel Mezzogiorno Metallization and wire bonding process for manufacturing power semiconductor devices
US5798287A (en) * 1993-12-24 1998-08-25 Consorzio Per La Ricerca Sulla Microelettronica Nel Mezzogiorno Method for forming a power MOS device chip
US5821616A (en) * 1993-12-24 1998-10-13 Consorzio Per La Ricerca Sulla Microelettronica Nel Mezzogiorno Power MOS device chip and package assembly
US5888889A (en) * 1993-12-24 1999-03-30 Consorzio Per La Ricerca Sulla Microelettronica Nel Mezzogiorno Integrated structure pad assembly for lead bonding
US5597983A (en) * 1994-02-03 1997-01-28 Sgs-Thomson Microelectronics, Inc. Process of removing polymers in semiconductor vias
US5503961A (en) * 1994-11-02 1996-04-02 International Business Machines Corporation Process for forming multilayer lift-off structures
US5474956A (en) * 1995-03-14 1995-12-12 Hughes Aircraft Company Method of fabricating metallized substrates using an organic etch block layer
US6127099A (en) * 1995-04-24 2000-10-03 Nec Corporation Method of producing a semiconductor device
US6136689A (en) * 1998-08-14 2000-10-24 Micron Technology, Inc. Method of forming a micro solder ball for use in C4 bonding process
US20060006544A1 (en) * 1998-08-14 2006-01-12 Farrar Paul A Method of forming a micro solder ball for use in C4 bonding process
US6998711B1 (en) 1998-08-14 2006-02-14 Micron Technology, Inc. Method of forming a micro solder ball for use in C4 bonding process
US6589712B1 (en) * 1998-11-04 2003-07-08 Yi-Ren Hsu Method for forming a passivation layer using polyimide layer as a mask
US20030186485A1 (en) * 2000-04-10 2003-10-02 Farrar Paul A. Micro C-4 semiconductor die and method for depositing connection sites thereon
US6958287B2 (en) 2000-04-10 2005-10-25 Micron Technology, Inc. Micro C-4 semiconductor die
US7319377B2 (en) * 2001-09-04 2008-01-15 Megica Corporation Method for making high-performance RF integrated circuits
US8384508B2 (en) 2001-09-04 2013-02-26 Megica Corporation Method for making high-performance RF integrated circuits
US7973629B2 (en) * 2001-09-04 2011-07-05 Megica Corporation Method for making high-performance RF integrated circuits
US20040217840A1 (en) * 2001-09-04 2004-11-04 Megic Corporation Method for making high-performance RF integrated circuits
US20080054398A1 (en) * 2001-09-04 2008-03-06 Megica Corporation Method for making high-performance RF integrated circuits
US20040248047A1 (en) * 2003-06-09 2004-12-09 Minebea Co., Ltd. Method of forming thin-film pattern
DE102005002550A1 (en) * 2005-01-19 2006-07-27 Infineon Technologies Ag Material structure e.g. wafer processing involves applying coating material on surface of wafer and to remaining photoresist, and removing photoresist such that material remains only in one region of surface of photoresist
US20060183325A1 (en) * 2005-01-19 2006-08-17 Infineon Technologies Ag Lift-off method
DE102005002550B4 (en) * 2005-01-19 2007-02-08 Infineon Technologies Ag Lift-off method
US20090224296A1 (en) * 2005-01-28 2009-09-10 Texas Instruments Incorporated Methods, Systems and Structures for Forming Semiconductor Structures Incorporating High-Temperature Processing Steps
US7847401B2 (en) * 2005-01-28 2010-12-07 Texas Instruments Incorporated Methods, systems and structures for forming semiconductor structures incorporating high-temperature processing steps
US7960269B2 (en) 2005-07-22 2011-06-14 Megica Corporation Method for forming a double embossing structure
US7488672B2 (en) * 2005-07-26 2009-02-10 Dongbu Electronics Co., Ltd. Well photoresist pattern of semiconductor device and method for forming the same
US20070026627A1 (en) * 2005-07-26 2007-02-01 Kim Sung M Well photoresist pattern of semiconductor device and method for forming the same
US20070036890A1 (en) * 2005-08-12 2007-02-15 Feng Zhong Method of making a fuel cell component using a mask
US20100163878A1 (en) * 2006-08-10 2010-07-01 Koninklijke Philips Electronics N.V. Active matrix displays and other electronic devices having plastic substrates
US8697503B2 (en) 2006-08-10 2014-04-15 Koninklijke Philips N.V. Active matrix displays and other electronic devices having plastic substrates
US20090130599A1 (en) * 2007-11-20 2009-05-21 Timothy Harrison Daubenspeck Method for forming an electrical structure comprising multiple photosensitive materials
US7862987B2 (en) * 2007-11-20 2011-01-04 International Business Machines Corporation Method for forming an electrical structure comprising multiple photosensitive materials
CN110098108A (en) * 2018-01-31 2019-08-06 苏州锐材半导体有限公司 A kind of production method of the micro- exposure mask of polyimides
US11304303B2 (en) * 2020-04-30 2022-04-12 Dujud Llc Methods and processes for forming electrical circuitries on three-dimensional geometries

Also Published As

Publication number Publication date
DE3685906D1 (en) 1992-08-13
EP0200082B1 (en) 1992-07-08
CA1223089A (en) 1987-06-16
DE3685906T2 (en) 1993-02-04
JPS61252648A (en) 1986-11-10
EP0200082A3 (en) 1988-11-17
EP0200082A2 (en) 1986-11-05

Similar Documents

Publication Publication Date Title
US4606998A (en) Barrierless high-temperature lift-off process
US6586323B1 (en) Method for dual-layer polyimide processing on bumping technology
US4440804A (en) Lift-off process for fabricating self-aligned contacts
US4152195A (en) Method of improving the adherence of metallic conductive lines on polyimide layers
US4076575A (en) Integrated fabrication method of forming connectors through insulative layers
US6936923B2 (en) Method to form very a fine pitch solder bump using methods of electroplating
US6956292B2 (en) Bumping process to increase bump height and to create a more robust bump structure
US4035276A (en) Making coplanar layers of thin films
JP3270909B2 (en) Method for protecting a surface of a semiconductor substrate on which a plurality of bonding pads covered by an insulating layer are formed
JP3630777B2 (en) Multi-chip module manufacturing method
JPH06196399A (en) Method for formation of patterned film on substrate
US4040891A (en) Etching process utilizing the same positive photoresist layer for two etching steps
US4805683A (en) Method for producing a plurality of layers of metallurgy
JPS6350860B2 (en)
US4029562A (en) Forming feedthrough connections for multi-level interconnections metallurgy systems
US4062720A (en) Process for forming a ledge-free aluminum-copper-silicon conductor structure
JP2553079B2 (en) Via formation method
US6127099A (en) Method of producing a semiconductor device
US4745089A (en) Self-aligned barrier metal and oxidation mask method
EP0420405A2 (en) Integrated circuit comprising interconnections
JP2842405B2 (en) Method for manufacturing semiconductor device
US5861341A (en) Plated nickel-gold/dielectric interface for passivated MMICs
EP0331908A1 (en) Method for forming high density, ohmic contact multi-level metallurgy for semiconductor devices
JP2950059B2 (en) Method for manufacturing semiconductor device
JP2991388B2 (en) Method for manufacturing semiconductor device

Legal Events

Date Code Title Description
AS Assignment

Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, ARMON

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:CLODGO, DONNA J.;PREVITI-KELLY, ROSEMARY A.;WALTON, ERICK G.;REEL/FRAME:004399/0552;SIGNING DATES FROM 19850424 TO 19850429

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

REMI Maintenance fee reminder mailed
FPAY Fee payment

Year of fee payment: 8

SULP Surcharge for late payment
FP Lapsed due to failure to pay maintenance fee

Effective date: 19940824