Search Images Maps Play YouTube News Gmail Drive More »
Advanced Patent Search | Web History | Sign in

Patents

Referenced by

Citing PatentFiling dateIssue dateOriginal AssigneeTitle
US433660010 Apr 198022 Jun 1982Thomson-CSFBinary word processing method using a high-speed sequential adder
US439951719 Mar 198116 Aug 1983Texas Instruments IncorporatedMultiple-input binary adder
US448825330 Apr 198211 Dec 1984ITT Industries, Inc.Parallel counter and application to binary adders
US471378615 Feb 198515 Dec 1987Harris CorporationDigital hardware selection filter
US514838817 May 199115 Sep 1992Advanced Micro Devices, Inc.7 to 3 counter circuit
US553968324 Jun 199423 Jul 1996Fujitsu LimitedMethod and device for processing, and detecting a state of, binary data
US55418656 Jul 199530 Jul 1996Intel CorporationMethod and apparatus for performing a population count operation
US561943727 Sep 19958 Apr 1997Ando Electric Co., Ltd.Parallel data counter circuit
US564230615 May 199624 Jun 1997Intel CorporationMethod and apparatus for a single instruction multiple data early-out zero-skip multiplier
US566629822 Aug 19969 Sep 1997Intel CorporationMethod for performing shift operations on packed data
US567552626 Nov 19967 Oct 1997Intel CorporationProcessor performing packed data multiplication
US56778622 Apr 199614 Oct 1997Intel CorporationMethod for multiplying packed data
US570150819 Dec 199523 Dec 1997Intel CorporationExecuting different instructions that cause different data type operations to be performed on single logical register file
US57218926 Nov 199524 Feb 1998Intel CorporationMethod and apparatus for performing multiply-subtract operations on packed data
US574039227 Dec 199514 Apr 1998Intel CorporationMethod and apparatus for fast decoding of 00H and OFH mapped instructions
US574252921 Dec 199521 Apr 1998Intel CorporationMethod and an apparatus for providing the absolute difference of unsigned values
US57520011 Jun 199512 May 1998Intel CorporationMethod and apparatus employing Viterbi scoring using SIMD instructions for data recognition
US575743218 Dec 199526 May 1998Intel CorporationManipulating video and audio signals using a processor which supports SIMD instructions
US576494328 Dec 19959 Jun 1998Intel CorporationData path circuitry for processor having multiple instruction pipelines
US578702620 Dec 199528 Jul 1998Intel CorporationMethod and apparatus for providing memory access in a processor pipeline
US579366126 Dec 199511 Aug 1998Intel CorporationMethod and apparatus for performing multiply and accumulate operations on packed data
US580233627 Jan 19971 Sep 1998Intel CorporationMicroprocessor capable of unpacking packed data
US581542118 Dec 199529 Sep 1998Intel CorporationMethod for transposing a two-dimensional array
US581873917 Apr 19976 Oct 1998Intel CorporationProcessor for performing shift operations on packed data
US581910121 Jul 19976 Oct 1998Intel CorporationMethod for packing a plurality of packed data elements in response to a pack instruction
US58222321 Mar 199613 Oct 1998Intel CorporationMethod for performing box filter
US582245928 Sep 199513 Oct 1998Intel CorporationMethod for processing wavelet bands
US58318854 Mar 19963 Nov 1998Intel CorporationComputer implemented method for performing division emulation
US583539228 Dec 199510 Nov 1998Intel CorporationMethod for performing complex fast fourier transforms (FFT's)
US583574819 Dec 199510 Nov 1998Intel CorporationMethod for executing different sets of instructions that cause a processor to perform different data type operations on different physical registers files that logically appear to software as a single aliased register file
US58357824 Mar 199610 Nov 1998Intel CorporationPacked/add and packed subtract operations
US585272619 Dec 199522 Dec 1998Intel CorporationMethod and apparatus for executing two types of instructions that specify registers of a shared logical register file in a stack and a non-stack referenced manner
US585709619 Dec 19955 Jan 1999Intel CorporationMicroarchitecture for implementing an instruction to clear the tags of a stack reference register file
US585999720 Aug 199612 Jan 1999Intel CorporationMethod for performing multiply-substrate operations on packed data
US586206729 Dec 199519 Jan 1999Intel CorporationMethod and apparatus for providing high numerical accuracy with packed multiply-add or multiply-subtract operations
US588097921 Dec 19959 Mar 1999Intel CorporationSystem for providing the absolute difference of unsigned values
US588127925 Nov 19969 Mar 1999Intel CorporationMethod and apparatus for handling invalid opcode faults via execution of an event-signaling micro-operation
US589860117 Dec 199627 Apr 1999Intel CorporationComputer implemented method for compressing 24 bit pixels to 16 bit pixels
US590784220 Dec 199525 May 1999Intel CorporationMethod of sorting numbers to obtain maxima/minima values with ordering
US593524015 Dec 199510 Aug 1999Intel CorporationComputer implemented method for transferring packed data between register files and memory
US593687220 Dec 199510 Aug 1999Intel CorporationMethod and apparatus for storing complex numbers to allow for efficient complex multiplication operations and performing such complex multiplication operations
US594085919 Dec 199517 Aug 1999Intel CorporationEmptying packed data state during execution of packed data instructions
US595963623 Feb 199628 Sep 1999Intel CorporationMethod and apparatus for performing saturation instructions using saturation limit values
US598325320 Dec 19959 Nov 1999Intel CorporationComputer system for performing complex digital filters
US598325629 Oct 19979 Nov 1999Intel CorporationApparatus for performing multiply-add operations on packed data
US598325726 Dec 19959 Nov 1999Intel CorporationSystem for signal processing using multiply-add operations
US598451521 Aug 199716 Nov 1999Intel CorporationComputer implemented method for providing a two dimensional rotation of packed data
US600919115 Feb 199628 Dec 1999Intel CorporationComputer implemented method for compressing 48-bit pixels to 16-bit pixels
US601468424 Mar 199711 Jan 2000Intel CorporationMethod and apparatus for performing N bit by 2*N-1 bit signed multiplication
US601835130 Oct 199725 Jan 2000Intel CorporationComputer system performing a two-dimensional rotation of packed data representing multimedia information
US603531623 Feb 19967 Mar 2000Intel CorporationApparatus for performing multiply-add operations on packed data
US603635020 May 199714 Mar 2000Intel CorporationMethod of sorting signed numbers and solving absolute differences using packed instructions
US604986420 Aug 199611 Apr 2000Intel CorporationMethod for scheduling a flag generating instruction and a subsequent instruction by executing the flag generating instruction in a microprocessor
US605840820 Dec 19952 May 2000Intel CorporationMethod and apparatus for multiplying and accumulating complex numbers in a digital filter
US60670347 Apr 199823 May 2000Vocal Technologies Ltd.Maximal bit packing method
US60702374 Mar 199630 May 2000Intel CorporationMethod for performing population counts on packed data types
US60818245 Mar 199827 Jun 2000Intel CorporationMethod and apparatus for fast unsigned integral division
US609218428 Dec 199518 Jul 2000Intel CorporationParallel processing of pipelined instructions having register dependencies
US61286148 Feb 19993 Oct 2000Intel CorporationMethod of sorting numbers to obtain maxima/minima values with ordering
US617099722 Jul 19979 Jan 2001Intel CorporationMethod for executing instructions that operate on different data types stored in the same single logical register file
US623701631 Jul 199722 May 2001Intel CorporationMethod and apparatus for multiplying and accumulating data samples and complex coefficients
US62666864 Mar 199924 Jul 2001Intel CorporationEmptying packed data state during execution of packed data instructions
US62758344 Mar 199614 Aug 2001Intel CorporationApparatus for performing packed shift operations
US637055913 Jul 19999 Apr 2002Intel CorportionMethod and apparatus for performing N bit by 2*N
US638563431 Aug 19957 May 2002Intel CorporationMethod for performing multiply-add operations on packed data
US641852931 Mar 19989 Jul 2002Intel CorporationApparatus and method for performing intra-add operation
US643025124 Oct 20006 Aug 2002Sun Microsystems, Inc.4-Bit population count circuit
US647037016 Jan 200122 Oct 2002Intel CorporationMethod and apparatus for multiplying and accumulating complex numbers in a digital filter
US65164068 Sep 20004 Feb 2003Intel CorporationProcessor executing unpack instruction to interleave data elements from two packed data
US663138922 Dec 20007 Oct 2003Intel CorporationApparatus for performing packed shift operations
US673879314 Feb 200118 May 2004Intel CorporationProcessor capable of executing packed shift operations
US675172516 Feb 200115 Jun 2004Intel CorporationMethods and apparatuses to clear state for operation of a stack
US679252327 Jul 199914 Sep 2004Intel CorporationProcessor with instructions that operate on different data types stored in the same single logical register file
US68233532 Aug 200223 Nov 2004Intel CorporationMethod and apparatus for multiplying and accumulating complex numbers in a digital filter
US690142018 Jul 200331 May 2005Intel CorporationMethod and apparatus for performing packed shift operations
US690411425 Apr 20037 Jun 2005J. Barry ShacklefordOnes counter employing two dimensional cellular array
US690976714 Jan 200421 Jun 2005Arithmatica LimitedLogic circuit
US69618459 Jul 20021 Nov 2005Intel CorporationSystem to perform horizontal additions
US704738311 Jul 200216 May 2006Intel CorporationByte swap operation for a 64 bit operand
US711723227 May 20053 Oct 2006Intel CorporationMethod and apparatus for providing packed shift operations in a processor
US714988211 May 200412 Dec 2006Intel CorporationProcessor with instructions that operate on different data types stored in the same single logical register file
US715560114 Feb 200126 Dec 2006Intel CorporationMulti-element operand sub-portion shuffle instruction execution
US726059514 Nov 200321 Aug 2007Arithmatica LimitedLogic circuit and method for carry and sum generation and method of designing such a logic circuit
US737349019 Mar 200413 May 2008Intel CorporationEmptying packed data state during execution of packed data instructions
US739227530 Jun 200324 Jun 2008Intel CorporationMethod and apparatus for performing efficient transformations with horizontal addition and subtraction
US739529830 Jun 20031 Jul 2008Intel CorporationMethod and apparatus for performing multiply-add operations on packed data
US739530230 Jun 20031 Jul 2008Intel CorporationMethod and apparatus for performing horizontal addition and subtraction
US742450519 Nov 20019 Sep 2008Intel CorporationMethod and apparatus for performing multiply-add operations on packed data
US743057830 Jun 200330 Sep 2008Intel CorporationMethod and apparatus for performing multiply-add operations on packed byte data
US745116915 Jun 200611 Nov 2008Intel CorporationMethod and apparatus for providing packed shift operations in a processor
US74611096 Jun 20072 Dec 2008Intel CorporationMethod and apparatus for providing packed shift operations in a processor
US748068614 May 200420 Jan 2009Intel CorporationMethod and apparatus for executing packed shift operations
US75093674 Jun 200424 Mar 2009Intel CorporationMethod and apparatus for performing multiply-add operations on packed data
US762413830 Dec 200324 Nov 2009Intel CorporationMethod and apparatus for efficient integer transform
US763102530 Jun 20038 Dec 2009Intel CorporationMethod and apparatus for rearranging data between multiple registers
US768521225 Oct 200223 Mar 2010Intel CorporationFast full search motion estimation with SIMD merge instruction
US772552110 Oct 200325 May 2010Intel CorporationMethod and apparatus for computing matrix transformations
US77393191 Jul 200315 Jun 2010Intel CorporationMethod and apparatus for parallel table lookup using SIMD instructions
US78183561 Jul 200319 Oct 2010Intel CorporationBitstream buffer manipulation with a SIMD merge instruction
US796648212 Jun 200621 Jun 2011Intel CorporationInterleaving saturated lower half of data elements from two source registers of packed data
US807883630 Dec 200713 Dec 2011Intel CorporationVector shuffle instructions operating on multiple lanes each having a plurality of data elements using a common set of per-lane control bits
US818557123 Mar 200922 May 2012Intel CorporationProcessor for performing multiply-add operations on packed data
US819086716 May 201129 May 2012Intel CorporationPacking two packed signed data in registers with saturation
US821462631 Mar 20093 Jul 2012Intel CorporationMethod and apparatus for shuffling data
US82250758 Oct 201017 Jul 2012Intel CorporationMethod and apparatus for shuffling data