US20150137144A1 - Predetermined Kerf Regions and Methods of Fabrication Thereof - Google Patents
Predetermined Kerf Regions and Methods of Fabrication Thereof Download PDFInfo
- Publication number
- US20150137144A1 US20150137144A1 US14/086,886 US201314086886A US2015137144A1 US 20150137144 A1 US20150137144 A1 US 20150137144A1 US 201314086886 A US201314086886 A US 201314086886A US 2015137144 A1 US2015137144 A1 US 2015137144A1
- Authority
- US
- United States
- Prior art keywords
- epitaxial layer
- layer
- region
- substrate
- forming
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims description 149
- 238000004519 manufacturing process Methods 0.000 title description 17
- 239000004065 semiconductor Substances 0.000 claims abstract description 92
- 230000000873 masking effect Effects 0.000 claims abstract description 64
- 239000000758 substrate Substances 0.000 claims description 101
- 230000008569 process Effects 0.000 claims description 93
- 239000000463 material Substances 0.000 claims description 57
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 30
- 229910002601 GaN Inorganic materials 0.000 claims description 17
- 229910052751 metal Inorganic materials 0.000 claims description 17
- 239000002184 metal Substances 0.000 claims description 17
- 229910052710 silicon Inorganic materials 0.000 claims description 17
- 239000010703 silicon Substances 0.000 claims description 17
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 claims description 16
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 claims description 15
- 229910010271 silicon carbide Inorganic materials 0.000 claims description 14
- 238000005530 etching Methods 0.000 claims description 10
- 230000003647 oxidation Effects 0.000 claims description 9
- 238000007254 oxidation reaction Methods 0.000 claims description 9
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims description 8
- 229910052757 nitrogen Inorganic materials 0.000 claims description 4
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 claims description 3
- 229910052733 gallium Inorganic materials 0.000 claims description 3
- 230000001590 oxidative effect Effects 0.000 claims description 3
- 238000011049 filling Methods 0.000 claims description 2
- 150000002500 ions Chemical class 0.000 claims description 2
- 239000007943 implant Substances 0.000 claims 1
- 239000010410 layer Substances 0.000 description 240
- 238000000926 separation method Methods 0.000 description 35
- 239000012790 adhesive layer Substances 0.000 description 18
- 238000000151 deposition Methods 0.000 description 13
- 235000012431 wafers Nutrition 0.000 description 12
- 229920002120 photoresistant polymer Polymers 0.000 description 11
- 230000015572 biosynthetic process Effects 0.000 description 10
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 9
- 238000002161 passivation Methods 0.000 description 9
- 239000012212 insulator Substances 0.000 description 8
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 7
- 229910052802 copper Inorganic materials 0.000 description 7
- 239000010949 copper Substances 0.000 description 7
- 238000005137 deposition process Methods 0.000 description 7
- 238000005229 chemical vapour deposition Methods 0.000 description 6
- 230000008021 deposition Effects 0.000 description 6
- 238000001465 metallisation Methods 0.000 description 6
- 239000000203 mixture Substances 0.000 description 6
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 4
- 239000004593 Epoxy Substances 0.000 description 4
- 229910052799 carbon Inorganic materials 0.000 description 4
- 238000001459 lithography Methods 0.000 description 4
- 150000004767 nitrides Chemical class 0.000 description 4
- 238000000059 patterning Methods 0.000 description 4
- 239000002987 primer (paints) Substances 0.000 description 4
- 239000011347 resin Substances 0.000 description 4
- 229920005989 resin Polymers 0.000 description 4
- 239000000377 silicon dioxide Substances 0.000 description 4
- 235000012239 silicon dioxide Nutrition 0.000 description 4
- 241000293849 Cordylanthus Species 0.000 description 3
- 229910052581 Si3N4 Inorganic materials 0.000 description 3
- 239000000853 adhesive Substances 0.000 description 3
- 230000001070 adhesive effect Effects 0.000 description 3
- 229910003481 amorphous carbon Inorganic materials 0.000 description 3
- 125000004429 atom Chemical group 0.000 description 3
- 150000001875 compounds Chemical class 0.000 description 3
- 230000007547 defect Effects 0.000 description 3
- 239000002019 doping agent Substances 0.000 description 3
- 239000011521 glass Substances 0.000 description 3
- -1 hafnium nitride Chemical class 0.000 description 3
- 238000005468 ion implantation Methods 0.000 description 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 3
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 description 2
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 2
- YCKRFDGAMUMZLT-UHFFFAOYSA-N Fluorine atom Chemical compound [F] YCKRFDGAMUMZLT-UHFFFAOYSA-N 0.000 description 2
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 2
- 229910000673 Indium arsenide Inorganic materials 0.000 description 2
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- 239000004642 Polyimide Substances 0.000 description 2
- ATUOYWHBWRKTHZ-UHFFFAOYSA-N Propane Chemical compound CCC ATUOYWHBWRKTHZ-UHFFFAOYSA-N 0.000 description 2
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 2
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 2
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 2
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 2
- NIXOWILDQLNWCW-UHFFFAOYSA-N acrylic acid group Chemical group C(C=C)(=O)O NIXOWILDQLNWCW-UHFFFAOYSA-N 0.000 description 2
- RNQKDQAVIXDKAG-UHFFFAOYSA-N aluminum gallium Chemical compound [Al].[Ga] RNQKDQAVIXDKAG-UHFFFAOYSA-N 0.000 description 2
- 230000004888 barrier function Effects 0.000 description 2
- PMHQVHHXPFUNSP-UHFFFAOYSA-M copper(1+);methylsulfanylmethane;bromide Chemical compound Br[Cu].CSC PMHQVHHXPFUNSP-UHFFFAOYSA-M 0.000 description 2
- 239000003989 dielectric material Substances 0.000 description 2
- 238000001312 dry etching Methods 0.000 description 2
- 239000003822 epoxy resin Substances 0.000 description 2
- 229910052731 fluorine Inorganic materials 0.000 description 2
- 239000011737 fluorine Substances 0.000 description 2
- 239000011888 foil Substances 0.000 description 2
- 239000007789 gas Substances 0.000 description 2
- 239000003292 glue Substances 0.000 description 2
- 238000002248 hydride vapour-phase epitaxy Methods 0.000 description 2
- 150000003949 imides Chemical class 0.000 description 2
- 239000012535 impurity Substances 0.000 description 2
- WPYVAWXEWQSOGY-UHFFFAOYSA-N indium antimonide Chemical compound [Sb]#[In] WPYVAWXEWQSOGY-UHFFFAOYSA-N 0.000 description 2
- RPQDHPTXJYYUPQ-UHFFFAOYSA-N indium arsenide Chemical compound [In]#[As] RPQDHPTXJYYUPQ-UHFFFAOYSA-N 0.000 description 2
- 229910010272 inorganic material Inorganic materials 0.000 description 2
- 239000011147 inorganic material Substances 0.000 description 2
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 238000005240 physical vapour deposition Methods 0.000 description 2
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 2
- 238000007747 plating Methods 0.000 description 2
- 238000005498 polishing Methods 0.000 description 2
- 229920000647 polyepoxide Polymers 0.000 description 2
- 239000004926 polymethyl methacrylate Substances 0.000 description 2
- 229910000077 silane Inorganic materials 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 239000010409 thin film Substances 0.000 description 2
- 238000007740 vapor deposition Methods 0.000 description 2
- VEXZGXHMUGYJMC-UHFFFAOYSA-M Chloride anion Chemical compound [Cl-] VEXZGXHMUGYJMC-UHFFFAOYSA-M 0.000 description 1
- 239000005749 Copper compound Substances 0.000 description 1
- 229910000881 Cu alloy Inorganic materials 0.000 description 1
- VGGSQFUCUMXWEO-UHFFFAOYSA-N Ethene Chemical compound C=C VGGSQFUCUMXWEO-UHFFFAOYSA-N 0.000 description 1
- 239000005977 Ethylene Substances 0.000 description 1
- 229910000530 Gallium indium arsenide Inorganic materials 0.000 description 1
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 1
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 1
- KXNLCSXBJCPWGL-UHFFFAOYSA-N [Ga].[As].[In] Chemical compound [Ga].[As].[In] KXNLCSXBJCPWGL-UHFFFAOYSA-N 0.000 description 1
- 238000004026 adhesive bonding Methods 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 229910021529 ammonia Inorganic materials 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 229910052786 argon Inorganic materials 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 150000001721 carbon Chemical class 0.000 description 1
- 239000003575 carbonaceous material Substances 0.000 description 1
- JJWKPURADFRFRB-UHFFFAOYSA-N carbonyl sulfide Chemical compound O=C=S JJWKPURADFRFRB-UHFFFAOYSA-N 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 238000001816 cooling Methods 0.000 description 1
- 229920001577 copolymer Polymers 0.000 description 1
- 150000001880 copper compounds Chemical class 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000005336 cracking Methods 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 238000005520 cutting process Methods 0.000 description 1
- 230000007812 deficiency Effects 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000000407 epitaxy Methods 0.000 description 1
- 238000000605 extraction Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- UPWPDUACHOATKO-UHFFFAOYSA-K gallium trichloride Chemical compound Cl[Ga](Cl)Cl UPWPDUACHOATKO-UHFFFAOYSA-K 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 238000000227 grinding Methods 0.000 description 1
- 229910052735 hafnium Inorganic materials 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 238000001534 heteroepitaxy Methods 0.000 description 1
- 238000001657 homoepitaxy Methods 0.000 description 1
- 229930195733 hydrocarbon Natural products 0.000 description 1
- 150000002430 hydrocarbons Chemical class 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- 125000004435 hydrogen atom Chemical class [H]* 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 238000011065 in-situ storage Methods 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 1
- 230000001939 inductive effect Effects 0.000 description 1
- 239000007791 liquid phase Substances 0.000 description 1
- 238000010297 mechanical methods and process Methods 0.000 description 1
- 150000002736 metal compounds Chemical class 0.000 description 1
- 229910001092 metal group alloy Inorganic materials 0.000 description 1
- 238000002488 metal-organic chemical vapour deposition Methods 0.000 description 1
- QLOAVXSYZAJECW-UHFFFAOYSA-N methane;molecular fluorine Chemical compound C.FF QLOAVXSYZAJECW-UHFFFAOYSA-N 0.000 description 1
- 238000001451 molecular beam epitaxy Methods 0.000 description 1
- 238000000465 moulding Methods 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 230000005693 optoelectronics Effects 0.000 description 1
- 150000002894 organic compounds Chemical class 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 125000004430 oxygen atom Chemical group O* 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 238000001020 plasma etching Methods 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 239000002243 precursor Substances 0.000 description 1
- 239000001294 propane Substances 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 229910052594 sapphire Inorganic materials 0.000 description 1
- 239000010980 sapphire Substances 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- FDNAPBUWERUEDA-UHFFFAOYSA-N silicon tetrachloride Chemical compound Cl[Si](Cl)(Cl)Cl FDNAPBUWERUEDA-UHFFFAOYSA-N 0.000 description 1
- 239000007790 solid phase Substances 0.000 description 1
- 125000006850 spacer group Chemical group 0.000 description 1
- 238000004528 spin coating Methods 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 description 1
- 229920001187 thermosetting polymer Polymers 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/30604—Chemical etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/30604—Chemical etching
- H01L21/30612—Etching of AIIIBV compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
- H01L29/1608—Silicon carbide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
- H01L29/2003—Nitride compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66053—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide
- H01L29/66068—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/32—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68327—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/6834—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used to protect an active side of a device or wafer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68368—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used in a transfer process involving at least two transfer steps, i.e. including an intermediate handle substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66575—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate
- H01L29/6659—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate with both lightly doped source and drain extensions and source and drain self-aligned to the sides of the gate, e.g. lightly doped drain [LDD] MOSFET, double diffused drain [DDD] MOSFET
Definitions
- the present invention relates generally to semiconductor devices, and more particularly to predetermined kerf regions and methods of fabrication thereof.
- Semiconductor devices are used in many electronic and other applications. Semiconductor devices may comprise integrated circuits that are formed on semiconductor wafers. Alternatively, semiconductor devices may be formed as monolithic devices, e.g., discrete devices. Semiconductor devices are formed on semiconductor wafers by depositing many types of thin films of material over the semiconductor wafers, patterning the thin films of material, doping selective regions of the semiconductor wafers, etc.
- a large number of semiconductor devices are fabricated in a single wafer.
- the semiconductor devices on the wafer are separated.
- the wafer may undergo singulation.
- singulation the wafer is mechanically treated and the semiconductor devices are physically separated to form individual dies.
- separation processes are expensive and can result in formation of cracks and defects that can grow larger and result in yield loss.
- a semiconductor die comprises a selective epitaxial layer comprising device regions, and a masking structure disposed around sidewalls of the epitaxial layer.
- the masking structure is part of an exposed surface of the semiconductor die.
- a semiconductor die comprises a selective epitaxial layer comprising device regions disposed over a substrate, a masking structure disposed in the substrate, and a fill material disposed over the masking structure.
- the fill material is disposed around sidewalls of the selective epitaxial layer and is part of an exposed surface of the semiconductor die.
- a method of forming a semiconductor chip comprises providing a substrate comprising a first region, a second region, and a third region.
- the first region is disposed between the second region and the third region.
- the masking structure covers the first region of the substrate.
- An epitaxial layer is grown from a first major surface of the substrate.
- the epitaxial layer comprises a first layer disposed over the second region and a second layer disposed over the third region.
- the masking structure prevents the epitaxial layer from growing at the first region.
- a singulation process forming a first semiconductor chip comprising the first layer and a second semiconductor chip comprising the second layer without dicing through the epitaxial layer.
- FIG. 1 which includes FIGS. 1A-1C , illustrates a semiconductor die in accordance with embodiments of the present invention, wherein FIG. 1A illustrates a cross-sectional view, FIG. 1B is a top view of the semiconductor die, FIG. 1C illustrates a magnified view illustrating a plurality of transistors formed within the epitaxial layer;
- FIG. 2 which includes FIGS. 2A-2K , illustrates a semiconductor device during various stages of fabrication in accordance with embodiments of the present invention
- FIG. 3 which includes FIGS. 3A-3D , illustrates a semiconductor device during various stages of fabrication in accordance with alternative embodiments of the present invention
- FIG. 4 which includes FIGS. 4A-4C , illustrates a semiconductor device during various stages of fabrication in accordance with alternative embodiments of the present invention
- FIG. 5 which includes FIGS. 5A-5E , illustrates a semiconductor device during various stages of fabrication in accordance with an alternate embodiment of the present invention
- FIG. 6 which includes FIGS. 6A-6M , illustrates a semiconductor device during various stages of fabrication in accordance with alternative embodiments of the present invention.
- Epitaxial processes are increasingly being used to form active regions of the semiconductor devices. Additionally, epitaxial process may be used to form hetero-epitaxial layers.
- Si, SiC or GaN technologies may use epitaxial silicon, silicon carbide (SiC), gallium nitride (GaN) over a silicon or silicon carbide substrate.
- SiC silicon carbide
- GaN gallium nitride
- Such hetero-epitaxial layers are susceptible to cracking and/or chipping during subsequent chip singulation processes.
- singulation by mechanical methods sawing, stealth dicing etc.
- Such chipping, crack formation, and other damage may impair electrical performance or even destroy the functionality of the chip and thus impact product yield.
- Embodiments of the present invention overcome these and other deficiencies by the use of predetermined kerf regions over which the epitaxial layer is not grown.
- FIG. 1 A structural embodiment of the device will be described using FIG. 1 . Additional structural embodiments will be described using FIGS. 3C , 3 D, 4 C, 5 E, and 6 M. An embodiment of fabricating the device will be described using FIG. 2 . Alternative embodiments of fabricating the device will be described using FIGS. 3-6 .
- FIG. 1 which includes FIGS. 1A-1C , illustrates a semiconductor die in accordance with embodiments of the present invention.
- FIG. 1A illustrates a cross-sectional view
- FIG. 1B is a top view of the semiconductor die
- FIG. 1C illustrates a magnified view illustrating a plurality of transistors formed within the epitaxial layer.
- the semiconductor substrate 10 has a semiconductor chip 1 formed within.
- the chip 1 may be any type of chip.
- the chip 1 may be a power device, a logic chip, a memory chip, an analog chip, and other types of chips.
- the chip 1 may comprise a plurality of devices such as transistors, insulator gate bipolar transistors, power MOSFETs, power MOSFETs with compensation structures in the drift zone, or diodes forming an integrated circuit or may be a discrete device such as a single transistor, insulator gate bipolar transistor, a power MOSFET, a power MOSFET with compensation structures in the drift zone, or a single diode.
- devices such as transistors, insulator gate bipolar transistors, power MOSFETs, power MOSFETs with compensation structures in the drift zone, or diodes forming an integrated circuit or may be a discrete device such as a single transistor, insulator gate bipolar transistor, a power MOSFET, a power MOSFET with compensation structures in the drift zone, or a single diode.
- the chip 1 may comprise various types of active and passive devices such as diodes, transistors, insulator gate bipolar transistors, power MOSFETs, power MOSFETs with compensation structures in the drift zone, thyristors, capacitors, inductors, resistors, optoelectronic devices, sensors, microelectromechanical systems, and others.
- the chip 1 is a discrete semiconductor device, for example, a discrete power transistor, discrete insulator gate bipolar transistor, a discrete power MOSFET, a discrete power MOSFET with compensation structures in the drift zone.
- the active devices may comprise diodes including light emitting diodes, laser diodes, and others.
- the chip 1 comprises a selective epitaxial layer 60 disposed over the substrate 10 .
- the selective epitaxial layer 60 does not cover all of the substrate 10 . Rather, the selective epitaxial layer 60 is formed only in the central portion of the chip 1 but not in an edge or peripheral portion of the chip 1 , where the singulation is foreseen.
- the length L 60 and the width W 60 of the selective epitaxial layer 60 are illustrated better in FIG. 1B , which is the top view.
- device regions 100 are disposed within the substrate 10 .
- the device regions 100 may include doped regions in various embodiments. Further, some portion of the device regions 100 may be formed over the substrate 10 .
- the device regions 100 may include active regions such as channel regions of transistors.
- the selective epitaxial layer 60 comprises a top surface and an opposite bottom surface. In various embodiments, the active devices are formed closer to the top surface of the selective epitaxial layer 60 than the bottom surface. The active devices are formed in device regions 100 of the selective epitaxial layer 60 .
- the active devices may be formed within substantially the entire thickness of the selective epitaxial layer 60 , for example, a vertical transistor, a insulator gate bipolar transistor, a power MOSFET, a power MOSFET with compensation structures in the drift zone, or a vertical diode.
- the epitaxial layer 60 may contain the drift zone above the bottom surface of the selective epitaxial layer 60 .
- a vertical n-channel field effect transistor may include an n-doped field stop zone or an n-doped buffer layer above a n-doped drain.
- the n-doped field stop zone or an n-doped buffer layer may be used to stop the extension of the space charge layer, or improve avalanche capability, or improve the cosmic radiation hardness of the devices by an at least partial compensation of electron currents.
- the epitaxial layer 60 may include drain, drift, channel, and source regions, which may be formed using the same semiconductor material (homo-epitaxy) or different semiconductor material (hetero-epitaxy).
- heteroepitaxial processes include gallium nitride on silicon, gallium nitride on silicon carbide, gallium nitride on silicon carbide, silicon carbide on silicon followed by gallium nitride on the silicon carbide, gallium nitride on silicon followed by aluminum gallium nitride on the gallium nitride.
- the chip 1 may include all necessary interconnects, connections, pads etc. for coupling between devices and/or with external circuitry. These connections may be formed in or over the selective epitaxial layer 60 .
- FIG. 1A illustrates a first contact pad 101 and a second contact pad 102 formed over the top surface of the device regions 100 .
- the first contact pad 101 may be, for example, a gate pad and the second contact pad 102 can be a contact to the source and body zones of the devices.
- the sidewalls of the selective epitaxial layer 60 are surrounded by a fill material 80 .
- the fill material 80 may be a glass, silicon dioxide, silicon nitride, resins, low-k dielectric materials, and other dielectric materials in various embodiments.
- the fill material 80 is disposed over a masking structure 50 .
- the masking structure 50 comprises silicon dioxide and comprises a shape of a bird's beak.
- the bird's beak on the left side of the page is facing towards the central portion of the chip 1 while the other sidewall of the masking structure 50 is part of the exposed surface of the semiconductor die.
- the masking structure 50 has a bottom surface that is lower than the major top surface of the substrate 10 indicating that the formation of the masking structure 50 consumed a portion of the substrate 10 . Additionally, the selective epitaxial layer 60 is not formed epitaxially over the masking structure 50 .
- FIG. 1C shows a plurality of transistors formed in the selective epitaxial layer 60 .
- Gate lines 12 are formed over channel regions 15 .
- the gate lines 12 are separated from the channel regions 15 by the gate dielectric layers 11 .
- Source/drain regions 14 are formed in the selective epitaxial layer 60 .
- the transistors may include other structures such as spacers 13 , contact plugs etc., which are not shown. Additional well regions may be formed in the selective epitaxial layer 60 if necessary.
- the above is just one example. In various embodiments, other types of devices, which are partially listed above, may be involved in this method.
- FIG. 2 which includes FIGS. 2A-2K , illustrates a semiconductor device during various stages of fabrication in accordance with embodiments of the present invention.
- the substrate 10 may comprise silicon or silicon carbide.
- the substrate 10 may be a wafer in various embodiments.
- the substrate 10 may include one or more epitaxial layers.
- the substrate 10 may be a bulk silicon wafer or a silicon-on-insulator wafer.
- the substrate 10 may be an III-V substrate with elements from Group III and Group V, or the substrate 10 may be an II-VI substrate with elements from Group II and Group VI.
- the substrate 10 may be a silicon-on-sapphire (SOS) substrate.
- SOS silicon-on-sapphire
- the substrate 10 may be a germanium-on-insulator (GeOI) substrate.
- the substrate 10 may include one or more semiconductor materials such as silicon, silicon germanium, silicon carbide, germanium, gallium arsenide, indium arsenide, gallium nitride, indium gallium arsenide, or indium antimonide.
- a pad oxide 20 is formed over the substrate 10 .
- the pad oxide 20 may comprise about 50 nm of silicon dioxide in one embodiment.
- the pad oxide 20 may comprise a thickness of about 20 nm to about 100 nm.
- the pad oxide 20 may be formed by thermal oxidation in various embodiments.
- the pad oxide 20 may be formed using a deposition process such as a chemical vapor deposition process.
- the pad oxide 20 may be grown by exposing the surface of the substrate 10 to a temperature of about 800° C. to about 950° C., and, for example, about 15 min/900° C. in one case.
- a hard mask layer 30 is formed over the pad oxide 20 .
- the hard mask layer 30 may be deposited over the pad oxide 20 in one or more embodiments.
- the hard mask layer 30 may comprise a nitride layer in one or more embodiments.
- the hard mask layer 30 may be deposited using a chemical vapor deposition process at temperature of about 550° C. to about 800° C.
- the hard mask layer 30 may comprise about 60 nm to about 300 nm in thickness.
- the hard mask layer 30 may comprise 200 nm of silicon nitride in one embodiment.
- the pad oxide 20 and the hard mask layer 30 may comprise other materials and dimensions.
- a plurality of trenches 40 are formed or patterned in the hard mask layer 30 using a lithography process, as shown in FIG. 2A .
- a layer of photosensitive material such as a photoresist (not shown) may be deposited over the hard mask layer 30 , and the layer of photoresist may be patterned with a desired pattern for the trenches 40 .
- the layer of photoresist may be patterned by exposure to energy through a lithography mask, for example, also not shown.
- a reflective lithography mask or direct patterning may also be used to pattern the layer of photoresist.
- the layer of photoresist may then be used as an etch mask while portions of the hard mask layer 30 are etched away or removed to form the trenches 40 using an etch process such as a reactive ion etch (RIE) process.
- RIE reactive ion etch
- the hard mask layer 30 is etched to form the structure shown in FIG. 2A , for example using a dry etching process.
- the dry etching may be performed using fluorine plasma in one or more embodiments, for example, using CF4 or NF3 source gas.
- any remaining photoresist layer may be removed using a resist stripping process.
- the hard mask layer 30 may include more than one layer and may include different material layers.
- the figures only show a part of the substrate 10 and similar additional structures may be duplicated across the substrate 10 .
- FIG. 2B illustrates a semiconductor structure after the formation of local oxidation regions in accordance with embodiments of the present invention.
- the substrate 10 is exposed to an oxidizing ambient so as to oxidize the exposed surfaces of the substrate 10 .
- the hard mask layer 30 on the surface of the substrate 10 prevents regions of the substrate 10 covered by the hard mask layer 30 from oxidizing. This produces a thicker silicon dioxide layer (for a substrate 10 of silicon as an example) locally on the surface of the substrate 10 .
- the function of the hard mask layer 30 is to block oxidation from occurring whenever it is present. However, some portion of the substrate 10 under the hard mask layer 30 is oxidized as the oxygen atoms diffuse through the pad oxide 20 and oxidize the surface of the substrate 10 underneath it. This results in the formation of masking structure 50 having a bird's beak shaped profile.
- the thickness of the pad oxide 20 and the hard mask layer 30 may be controlled to engineer the lateral encroachment of the oxide under the hard mask layer 30 .
- the local oxidation process might be performed at about 950° C. to about 1150° C., for example about 1050° C. in one embodiment.
- the local oxidation process might be performed for 20 minutes to about 120 minutes, and about 60 minutes in one embodiment.
- the thickness of the masking structure 50 (t 50 ) is about 50 nm to 500 nm.
- FIG. 2C illustrates the semiconductor structure after removing the hard mask layer in accordance with embodiments of the present invention.
- the hard mask layer 30 is removed.
- the hard mask layer 30 may be removed using an etching process such as a wet etch process. The etching process may be designed to stop on the pad oxide 20 in one or more embodiments.
- FIG. 2D illustrates the semiconductor structure after removing the pad oxide in accordance with embodiments of the present.
- the pad oxide 20 may be removed, for example, using an etching process.
- the etching process may be a wet etch process that is performed as a blanket etch process. After the completion of the etch process, only the masking structure 50 is present over the substrate 10 .
- FIG. 2E illustrates a cross-sectional view of the semiconductor structure after the completion of a selective epitaxial process in accordance with embodiments of the present invention
- FIG. 2F illustrates a top view of the corresponding structure.
- the substrate 10 is exposed to a selective epitaxial process.
- the epitaxial process may be performed in a selective way such that no deposition occurs on masking structure 50 .
- the epitaxial process arranges atoms of the material being deposited on the substrate 10 and takes the crystalline form of the substrate 10 .
- epitaxial process may be any process producing oriented growth of a monocrystalline material on another monocrystalline material.
- the epitaxial process may be deposited using various deposition techniques such as metalorganic vapour phase epitaxy (MOVPE), metalorganic chemical vapor deposition (MOCVD), molecular beam epitaxy (MBE), and hydride vapour phase epitaxy (HVPE), other types of chemical vapor deposition, and other deposition processes.
- MOVPE metalorganic vapour phase epitaxy
- MOCVD metalorganic chemical vapor deposition
- MBE molecular beam epitaxy
- HVPE hydride vapour phase epitaxy
- the epitaxial process may deposit one or more layers of silicon, silicon germanium, silicon carbide, gallium nitride, aluminum nitride, indium phosphide, indium arsenide, indium antimonide, gallium arsenide, aluminum gallium nitride, indium gallium nitride, and combinations thereof.
- Other examples include compound semiconductors such as group III nitride semiconductors.
- the epitaxial process may be a hetero-epitaxial process.
- silicon epitaxy may be performed by decomposing silane or chloride sources such as silicon chloride.
- silicon carbide may be deposited using silane in combination with light hydrocarbons, such as propane or ethylene.
- gallium nitride may be deposited using a gallium precursor such as gallium chloride in combination with a source of nitrogen such as ammonia.
- the epitaxial process may be performed at about 600° C. to about 1000° C. in various embodiments. In alternative embodiments, lower temperatures may be used. Higher temperatures may provide faster deposition rates but may also result in more defective layers and/or result in unwanted depositions on masking structure 50 .
- the portion of the substrate 10 covered by the masking structure 50 do not grow or form any epitaxial layers.
- the masking structure 50 masks the substrate 10 during the epitaxial regrowth process.
- the selective epitaxial layer 60 includes mesas formed using the epitaxial process separated by the masking structure 50 .
- the mesas are separated by trenches 45 whose bottom surfaces are formed by the masking structure 50 .
- the thickness of the epitaxial layer may be, for example, as shown in FIG. 2E , larger than the thickness of the masking structure 50 .
- the thickness of the epitaxial layer may be smaller or approximately the same compared to the thickness of the masking structure 50 , for example, to prevent lateral growth of the epitaxial layer.
- FIG. 2F A top view of the semiconductor structure at this stage of processing is illustrated in FIG. 2F .
- the selective epitaxial layer 60 is not formed over regions of the substrate 10 that are part of the dicing region 65 , which may be also called as kerf, dicing channel, dicing streets, or scribe lines. Rather, the selective epitaxial layer 60 is formed only over the semiconductor chip regions 75 .
- the epitaxial layers 60 may have a thickness (H 60 ) of about 100 nm to about 1 ⁇ m. In various embodiments, and in particular for embodiments, where the epitaxial deposited material corresponds to the substrate material, the epitaxial layers 60 may have a thickness (H 60 ) of about 500 nm to about 10 ⁇ m or even 200 ⁇ m.
- the thickness H 60 of the selective epitaxial layer 60 may—for the case of the epitaxial deposition of a material on the substrate 10 which is different to the substrate material—depend on the lattice mismatch between the crystalline form substrate 10 and the material being grown.
- the critical thickness of the selective epitaxial layer 60 that may be grown before forming dislocations and other defects is much higher than growing the same epitaxial layer over a blanket substrate, e.g., having no masking structure 50 .
- the selective epitaxial layer 60 which is formed as a mesa, may laterally relax the excess strain due to lattice mismatch.
- the total strain energy in the layer being grown is much lower. The total strain energy depends on the volume of the material being grown (height H 60 ⁇ width W 60 ⁇ length L 60 ). As the width W 60 and the length L 60 are made much smaller than a blanket epitaxial process, the height H 60 may be increased without forming any defects.
- embodiments of the present invention enable the formation of the high quality epitaxial layers even when materials with large mismatch are grown.
- thick epitaxial layers when deposited as a blanket layer may form cracks and/or sliplines during deposition.
- GaN layers more than a few hundred nanometers when grown as a blanket layer may crack on cooling down to room temperature due to the large lattice mismatch (about 2.4%) and large differences in thermal expansion coefficients in the case of Si substrate.
- embodiments of the present invention may include one or more buffer layers between the selective epitaxial layer 60 and the substrate 10 .
- the selective epitaxial layer 60 may be graded. For example, the amount (e.g., fractional atomic percent) of one element in the material being deposited may be varied with thickness so that the strain energy is gradually increased from the interface of the substrate 10 (or buffer layer if present) and the selective epitaxial layer 60 .
- a heavy doped drift region a low doped channel region of the opposite doping may be grown, following by growing a source region.
- different layers of the selective epitaxial layer 60 may be grown using different composition to module the strain and band gap within each layer.
- the drift zone of a first epitaxial material may be grown over which the channel or base region may be grown having a different epitaxial material.
- the selective epitaxial layer 60 may grow in a faceted manner, i.e., certain crystal planes may grow faster than others, which can result in the lateral encroachment of the selective epitaxial layer 60 above the masking structure 50 . Accordingly, the lateral distance or width W 50 and the thickness t 50 of the masking structure 50 ( FIG. 2F ) has to be predetermined (for a given thickness H 60 of the selective epitaxial layer 60 ) so that adjacent mesas do not merge.
- half the thickness of the selective epitaxial layer 60 measured from the top surface of the masking structure 50 is less than half the width of the masking structure (W 50 ), i.e., 1 ⁇ 2 (H 60 ⁇ W 50 ) ⁇ 1 ⁇ 2 W 50 .
- the selective epitaxial layer 60 is grown on a silicon (100) surface. In other embodiments, the selective epitaxial layer 60 may be grown on other silicon planes such as (110) or (111).
- the selective epitaxial layer 60 may introduce impurities as well as dopants during the deposition process.
- dopants may be added in-situ during the epitaxial deposition process.
- FIG. 2G illustrates a cross-sectional view of the semiconductor structure after an overfill process in accordance with embodiments of the present invention.
- the fill material 80 is deposited within the trenches 45 ( FIG. 2E ) formed between the adjacent mesas of the selective epitaxial layer 60 .
- the fill material 80 may comprise a mixture of one or more elements of silicon, carbon, oxygen, nitrogen, hydrogen, fluorine.
- the fill material 80 may be a spin on dielectric such as a glass.
- the fill material 80 may be an oxide layer such as tetraethyl orthosilicate (TEOS) oxide.
- TEOS tetraethyl orthosilicate
- the fill material 80 may comprise a low-k material.
- the fill material 80 may be deposited using chemical or physical vapor deposition or spin coating, for example, low pressure chemical vapor deposition (LPCVD), plasma enhanced chemical vapor deposition (PECVD), high density plasma vapor deposition or other vapor deposition in various embodiments.
- LPCVD low pressure chemical vapor deposition
- PECVD plasma enhanced chemical vapor deposition
- high density plasma vapor deposition or other vapor deposition in various embodiments.
- the fill material 80 may comprise carbon based materials such as amorphous carbon (e.g., hydrogenated amorphous carbon, tetrahedral amorphous carbon, or a mixture thereof), polycrystalline carbon, carbon composites, fluorinated carbon, and combinations thereof.
- amorphous carbon e.g., hydrogenated amorphous carbon, tetrahedral amorphous carbon, or a mixture thereof
- polycrystalline carbon e.g., hydrogenated amorphous carbon, tetrahedral amorphous carbon, or a mixture thereof
- carbon composites e.g., fluorinated carbon, and combinations thereof.
- FIG. 2H illustrates a cross-sectional view of the semiconductor structure after a planarization process in accordance with embodiments of the present invention.
- the fill material 80 may be planarized or polished so that the top surface of the selective epitaxial layer 60 is exposed. In various embodiments, the fill material 80 may be planarized using a chemical mechanical polishing (CMP) process or other suitable techniques.
- CMP chemical mechanical polishing
- FIG. 2I illustrates a cross-sectional view of the semiconductor structure after forming front end of line and back end of line processing in accordance with embodiments of the present invention.
- the exposed semiconductor region of the selective epitaxial layer 60 is treated to form device regions 100 .
- the formation of the device regions 100 may form doped regions for forming transistors, power MOSFETs, IGBTs, diodes, thyristors, triacs, and other types of devices.
- a plurality of vertical transistors is formed in the selective epitaxial layer 60 , for example, a power semiconductor device.
- contact regions, plugs, and interconnect metallization may be formed over the device regions 100 .
- the interconnect metallization may include the formation of contact pads.
- FIG. 2I illustrates a first contact pad 101 and a second contact pad 102 .
- the first contact pad 101 is a gate contact pad and the second contact pad 102 is a source contact pad of a discrete transistor.
- FIG. 2J illustrates a cross-sectional view of the semiconductor structure after singulation in accordance with embodiments of the present invention.
- FIG. 2K is a top view of the corresponding structure illustrated in FIG. 2J .
- Dicing is performed through the dicing regions 65 .
- a dicing blade cut through separation regions 110 , which are narrower than the width of the dicing regions 65 .
- the separation regions 110 are the regions through which the dicing blade passes through.
- separation regions 110 may be the region over which a crack is formed in a stealth laser dicing process, or an opening is formed in a plasma etching process.
- the masking structure 50 covers the dicing regions 65 . Additionally, and consequently, the separation regions 110 are narrower than the masking structure 50 . Therefore, the dicing blade cuts only through the masking structure 50 but not the selective epitaxial layer 60 . In various embodiments, singulation is achieved without any cutting through the selective epitaxial layer 60 . This avoids crack propagation from the sidewalls of the singulated semiconductor die. This is especially advantageous in case of harder materials such as silicon carbide and gallium nitride. Further, the thermal oxide regions of the masking structure 50 , which are strongly bound to the silicon atoms of the substrate 10 , do not chip even though they may be subjected to the dicing actions.
- the active device is thick enough, it is also possible, to remove the substrate 10 by backside thinning techniques so that a further singulation process by dicing or a laser process is not necessary for the case that the trenches 40 are not filled with material.
- the singulation may be performed by means of an etching step.
- FIG. 3 which includes FIGS. 3A-3D , illustrates a semiconductor device during various stages of fabrication in accordance with alternative embodiments of the present invention.
- the alternative masking structure 50 is formed using a masking process.
- the masking structure 50 may be deposited after step shown in FIG. 2A . Subsequent processing may follow as described in FIGS. 2C-2I .
- the dicing process may be performed as in prior embodiments. As in prior embodiments, the dicing blade cuts only through the masking structure 50 and not the selective epitaxial layer 60 .
- FIG. 3C illustrates the semiconductor structure after the dicing process.
- FIG. 3D illustrates an alternative embodiment in which the masking structure 50 substantially covers the sidewall of the selective epitaxial layer 60 .
- the thickness of the masking structure 50 is substantially similar to the thickness of the subsequently deposited selective epitaxial layer 60 .
- the fill material 80 may not be needed but although may be used to form a planar structure.
- FIG. 4 which includes FIGS. 4A-4C , illustrates a semiconductor device during various stages of fabrication in accordance with alternative embodiments of the present invention.
- the selective epitaxial layer 60 may be formed after depositing a buffer layer 95 .
- the buffer layer 95 may be used to reduce the strain intensity at the interface between the selective epitaxial layer 60 and the substrate 10 .
- the buffer layer 95 also behaves as a seed layer for subsequent epitaxial process.
- the buffer layer 95 may be chosen such that the lattice mismatch between the buffer layer 95 and the substrate 10 is less than the lattice mismatch between the selective epitaxial layer 60 and the substrate 10 .
- a buffer layer 95 that includes hafnium nitride or aluminum nitride may be deposited.
- a buffer layer 95 comprising lower percentage carbon may be grown prior to growing the desired silicon carbide epitaxial layer.
- the buffer layer may be grown using a slower growth and/or a lower carbon concentration in the source gas chemistry.
- Subsequent processes may follow the descriptions described in various embodiments.
- the subsequent processes may follow the process steps associated with FIGS. 2A-2I resulting in the structure illustrated as FIG. 4A .
- the masking structure described in FIG. 3 is also illustrated.
- embodiments of the invention could also include the thermal oxide-based masking structure 50 as shown in FIG. 2 .
- the substrate 10 may be singulated as described in prior embodiments.
- a semiconductor chip 1 formed after the singulation is illustrated in FIG. 4C .
- FIG. 5 which includes FIGS. 5A-5E , illustrates a semiconductor device during various stages of fabrication in accordance with an alternate embodiment of the present invention.
- FIG. 5A illustrates a semiconductor structure after depositing and patterning a hard mask layer 30 over the substrate 10 .
- the hard mask layer 30 may be skipped and a photo resist layer may be sufficient.
- a damaging process 140 is performed into the substrate 10 .
- the damaging process 140 comprises an ion implantation step.
- the ion implantation process may form an amorphous region (damage region 150 ) at the top surface of the substrate 10 .
- the amorphous region prevents subsequent epitaxial regrowth.
- the ion implantation process may introduce impurities or dopants that inhibit epitaxial regrowth or just result in a mechanical damage by, e.g., argon implantation or by other inert elements.
- damage inducing processes may be used.
- plasma damage may be used to form the damage region 150 .
- an irradiation process such as an ultraviolet treatment may be performed to form the damage region 150 .
- the hard mask layer 30 is removed, for example, using a wet etch process.
- a photo resist layer was used instead of the hard mask layer 30 , a resist stripping process may be sufficient to remove the photo resist layer.
- an optional buffer layer (not shown, see FIG. 4 ), and a selective epitaxial layer 60 may be formed. Additional device regions 100 and subsequent metallization may be formed as described in other embodiments.
- the substrate 10 may be singulated as described in prior embodiments. As in prior embodiments, the separation region of the dicing blade (or equivalents) cuts through the damage region 150 but not the selective epitaxial layer 60 .
- FIG. 5E illustrates a semiconductor chip 1 after the singulation process. As described in prior embodiments, the exposed sidewall of the semiconductor chip 1 includes a portion of the damage region 150 , the fill layer 80 , and the substrate 10 .
- FIG. 6 which includes FIGS. 6A-6M , illustrates a semiconductor device during various stages of fabrication in accordance with embodiments of the present invention.
- FIG. 6A illustrates a substrate 10 coated with the thick separation layer 210 .
- the substrate 10 may be a silicon substrate as described in various other embodiments.
- the separation layer 210 may comprise silicon oxide layer and or silicon nitride layer in various embodiments.
- the separation layer 210 may be a field oxide layer produced via a high-temperature thermal oxidation process.
- the separation layer 210 may be produced using an oxidation process at about 900° C. to about 1150° C.
- other deposition techniques may be used to form the separation layer 210 .
- the separation layer 210 is able to withstand front end processing temperatures.
- the thickness of the separation layer 210 may be chosen depending on the type of device being fabricated. As will be apparent from the processing below, the thickness of the separation layer 210 is an important factor in determining the final thickness of the semiconductor chip that is being fabricated. For example, low-voltage devices may require only about 5 ⁇ m to about 20 ⁇ m thick separation layer 210 . In contrast, higher voltage devices may use about 20 ⁇ m to about 190 ⁇ m thick separation layer 210 .
- the separation layer 210 is patterned to form a structured separation layer 220 .
- the separation layer 210 may be patterned to open the active areas of the chip being fabricated.
- the separation layer 210 is patterned such that the separation layer 210 is not removed in areas above the dicing regions 65 .
- a selective epitaxial deposition process is performed.
- the highly doped epitaxial layer 230 with the same doping type of the drift layer of the device is grown over the exposed top surface of the substrate 10 .
- the doping content of the highly doped epitaxial layer 230 may be chosen so as to improve the ohmic contact resistance of the contact to the back side. A high doping reduces the contact resistance.
- an emitter layer with the opposite doping type of the drift layer can be deposited on the substrate.
- a lower doped epitaxial layer 240 is grown over the highly doped epitaxial layer 230 .
- the lower doping of the lower doped epitaxial layer 240 enables the formation of different doped regions within the lower doped epitaxial layer 240 .
- the device regions may be formed at a top surface of the lower doped epitaxial layer 240 .
- a field stop or buffer layer with a doping level higher than the doping of the epitaxial layer 240 and lower than that of the highly doped epitaxial layer 230 can be implemented between these two layers.
- a planarization process may be performed to polish the surface of the lower doped epitaxial layer 240 (if necessary). This planarization process may be accomplished using a CMP planarization process which stops on the separation layer 220 . Accordingly, after the CMP planarization process, the top surface of the separation layer 220 is coplanar with the top surface of the lower doped epitaxial layers 240 .
- front end processing may be performed on the exposed lower doped epitaxial layer 240 .
- metallization may be formed over the lower doped epitaxial layer 240 as described in prior embodiments.
- contacts pads such as a first contact pad 101 and a second contact 102 , for making electrical contact with external circuits may be formed.
- a passivation layer 270 is deposited over the metallization layers.
- the passivation layer 270 may comprise an oxide, a nitride, a polyimide, or other suitable materials known to one having ordinary skill in the art.
- the passivation layer 270 may comprise a hard mask in one embodiment, and a resist mask in another embodiment.
- the passivation layer 270 helps to protect the metallization including the contact pads and the device regions during subsequent processing. In some embodiments, the passivation layer 270 may be skipped.
- the substrate 10 is attached to a carrier 290 .
- the carrier 290 may comprise a glass carrier.
- the carrier 290 may be attached to the front side of the substrate 10 comprising the active devices in various embodiments.
- the top surface of the workpiece comprising the substrate 10 , the low doped epitaxial layer 240 , the passivation layer 270 is coated with an adhesive layer 280 .
- the attachment with the carrier 290 may be formed by a curing process in one or more embodiments.
- the adhesive layer 280 may comprise any suitable adhesive material in various embodiments. Further, in some embodiments, a primer coating may be applied prior to coating the adhesive layer 280 . The primer coating is tuned to react with the surface of the passivation layer 270 and convert potentially high surface energy surfaces to lower surface energy surfaces by forming a primer layer. Thus, the adhesive layer 280 may interact only with the primer layer improving the bonding.
- the adhesive layer 280 may comprise an organic compound such an epoxy based compound in one or more embodiments.
- the adhesive layer 280 may comprise an acrylic based, not photoactive, organic glue.
- the adhesive layer 280 may comprise SU-8, which is a negative tone epoxy based photo resist.
- the adhesive layer 280 may comprise a molding compound.
- the adhesive layer 280 may comprise an imide and/or components such a poly-methyl-methacrylate (PMMA) used in forming a poly-imide.
- the adhesive layer 280 may comprise components for forming an epoxy-based resin or co-polymer and may include components for a solid-phase epoxy resin and a liquid-phase epoxy resin.
- Embodiments of the invention also include combinations of different type of adhesive components and non-adhesive components such as combinations of acrylic base organic glue, SU-8, imide, epoxy-based resins etc.
- the adhesive layer 280 may comprise less than about 1% inorganic material, and about 0.1% to about 1% inorganic material in one embodiment. The absence of inorganic content improves the removal of the adhesive layer 280 without leaving residues.
- the adhesive layer 280 may comprise thermosetting resins, which may be cured by annealing at an elevated temperature. Alternatively, in some embodiments, a low temperature anneal or bake may be performed to cure the adhesive layer 280 so that adhesive bonding between the carrier 290 and the adhesive layer 280 and between the adhesive layer 280 and the passivation layer 270 is formed. Some embodiments may not require any additional heating and may be cured at room temperature.
- FIG. 6F illustrates the semiconductor structure after thinning the substrate 10 in accordance with an embodiment of the present invention.
- the substrate 10 may be removed by a thinning process to expose the highly doped epitaxial layer 230 and the structured separation layer 220 .
- the substrate 10 may be removed using one or more processes such as mechanical grinding, etching, polishing, and others.
- the structured separation layer 220 may be used as a stopping layer for the thinning process in various embodiments. Further, after exposing the structured separation layer 220 , and etching process may be performed to partially etch the highly doped epitaxial layer 230 .
- a conductive liner 310 is deposited on the back side of the highly doped epitaxial layer 230 and the structured separation layer 220 .
- the conductive liner 310 may comprise one or more layers, for example, a barrier layer to prevent diffusion of metal atoms from the underlying back side metal layer and a seed layer for plating the back side metal layer.
- the barrier layer may comprise a metal nitride such as titanium nitride, tantalum nitride, tungsten nitride, and others.
- the seed layer may comprise nickel and/or copper in one embodiment.
- the conductive liner 310 at the wafer backside may also be structured using a standard lithography and etch process after a deposition process.
- a conductive liner 310 is polished to form a planar surface. Because of the etch-back of the highly doped epitaxial layer 230 , which was described with respect to FIG. 6F , the conductive liner 310 covering the structured separation layer 220 is removed. Accordingly, after the planarization process, the structured separation layer 220 separates portions of the conductive liner 310 . In other words, the conductive liner 310 is removed under the dicing regions 65 of the substrate 10 .
- the conductive liner 310 may be formed using a deposition process such as sputtering, physical vapor deposition, chemical vapor deposition, and other processes.
- FIG. 6I illustrates the semiconductor structure after the formation of the back side metal layer in accordance with an embodiment of the present invention.
- the back side metal layer 320 is formed covering the conductive liner 310 .
- the back side metal layer 320 may be formed using a plating process in one or more embodiments. Accordingly, the structured separation layer 220 is not coated with the back side metal layer 320 .
- the back side metal layer 320 is formed directly on the epitaxial layers maximizing heat extraction from the active regions of the device.
- the thin epitaxial layer such as the lower doped epitaxial layer 240 , also contributes to minimizing the ON resistance of the device (e.g., for a vertical transistor device).
- the highly doped epitaxial layers 230 may be a drain region of the vertical transistor device.
- FIG. 6J illustrates the semiconductor structure after removing the structured separation layer 220 in accordance with an embodiment of the present invention.
- the structured separation layer 220 may be removed.
- the structured separation layer 220 may be removed using a etch process.
- the etch process may also remove the underlying passivation layer 270 if present. However, the etch process is selected so that the etch does not remove the adhesive layer 280 , which would separate the epitaxial layers from the carrier 290 .
- the back side metal layer 320 may be attached to a tape and/or foil 300 .
- the adhesive layer 280 and the carrier 290 are separated as illustrated in FIG. 6L .
- no additional dicing process is required after the removal of the structured separation layer 220 , which held together the various regions of the highly doped epitaxial layer 230 and the low doped epitaxial layer 240 .
- the back side metal layer 320 is not formed directly under the structured separation layer 220 avoiding the difficulty of dicing through a thick metal layer.
- FIG. 6M The semiconductor chip thus fabricated is illustrated in FIG. 6M .
- the final device does not have any part of the substrate 10 .
- a material that comprises a metal may, for example, be a pure metal, a metal alloy, a metal compound, an intermetallic and others, i.e., any material that includes metal atoms.
- copper may be a pure copper or any material including copper such as, but not limited to, a copper alloy, a copper compound, a copper intermetallic, an insulator comprising copper, and a semiconductor comprising copper.
Abstract
Description
- The present invention relates generally to semiconductor devices, and more particularly to predetermined kerf regions and methods of fabrication thereof.
- Semiconductor devices are used in many electronic and other applications. Semiconductor devices may comprise integrated circuits that are formed on semiconductor wafers. Alternatively, semiconductor devices may be formed as monolithic devices, e.g., discrete devices. Semiconductor devices are formed on semiconductor wafers by depositing many types of thin films of material over the semiconductor wafers, patterning the thin films of material, doping selective regions of the semiconductor wafers, etc.
- In a conventional semiconductor fabrication process, a large number of semiconductor devices are fabricated in a single wafer. After completion of device level and interconnect level fabrication processes, the semiconductor devices on the wafer are separated. For example, the wafer may undergo singulation. During singulation, the wafer is mechanically treated and the semiconductor devices are physically separated to form individual dies. However, separation processes are expensive and can result in formation of cracks and defects that can grow larger and result in yield loss.
- In accordance with an embodiment of the present invention, a semiconductor die comprises a selective epitaxial layer comprising device regions, and a masking structure disposed around sidewalls of the epitaxial layer. The masking structure is part of an exposed surface of the semiconductor die.
- In accordance with an embodiment of the present invention, a semiconductor die comprises a selective epitaxial layer comprising device regions disposed over a substrate, a masking structure disposed in the substrate, and a fill material disposed over the masking structure. The fill material is disposed around sidewalls of the selective epitaxial layer and is part of an exposed surface of the semiconductor die.
- In accordance with an embodiment of the present invention, a method of forming a semiconductor chip comprises providing a substrate comprising a first region, a second region, and a third region. The first region is disposed between the second region and the third region. The masking structure covers the first region of the substrate. An epitaxial layer is grown from a first major surface of the substrate. The epitaxial layer comprises a first layer disposed over the second region and a second layer disposed over the third region. The masking structure prevents the epitaxial layer from growing at the first region. Using a singulation process, forming a first semiconductor chip comprising the first layer and a second semiconductor chip comprising the second layer without dicing through the epitaxial layer.
- The foregoing has outlined rather broadly the features of an embodiment of the present invention in order that the detailed description of the invention that follows may be better understood. Additional features and advantages of embodiments of the invention will be described hereinafter, which form the subject of the claims of the invention. It should be appreciated by those skilled in the art that the conception and specific embodiments disclosed may be readily utilized as a basis for modifying or designing other structures or processes for carrying out the same purposes of the present invention. It should also be realized by those skilled in the art that such equivalent constructions do not depart from the spirit and scope of the invention as set forth in the appended claims.
- For a more complete understanding of the present invention, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawing, in which:
-
FIG. 1 , which includesFIGS. 1A-1C , illustrates a semiconductor die in accordance with embodiments of the present invention, whereinFIG. 1A illustrates a cross-sectional view,FIG. 1B is a top view of the semiconductor die,FIG. 1C illustrates a magnified view illustrating a plurality of transistors formed within the epitaxial layer; -
FIG. 2 , which includesFIGS. 2A-2K , illustrates a semiconductor device during various stages of fabrication in accordance with embodiments of the present invention; -
FIG. 3 , which includesFIGS. 3A-3D , illustrates a semiconductor device during various stages of fabrication in accordance with alternative embodiments of the present invention; -
FIG. 4 , which includesFIGS. 4A-4C , illustrates a semiconductor device during various stages of fabrication in accordance with alternative embodiments of the present invention; -
FIG. 5 , which includesFIGS. 5A-5E , illustrates a semiconductor device during various stages of fabrication in accordance with an alternate embodiment of the present invention; -
FIG. 6 , which includesFIGS. 6A-6M , illustrates a semiconductor device during various stages of fabrication in accordance with alternative embodiments of the present invention. - Corresponding numerals and symbols in the different figures generally refer to corresponding parts unless otherwise indicated. The figures are drawn to clearly illustrate the relevant aspects of the embodiments and are not necessarily drawn to scale.
- The making and using of various embodiments are discussed in detail below. It should be appreciated, however, that the present invention provides many applicable inventive concepts that can be embodied in a wide variety of specific contexts. The specific embodiments discussed are merely illustrative of specific ways to make and use the invention, and do not limit the scope of the invention.
- Epitaxial processes are increasingly being used to form active regions of the semiconductor devices. Additionally, epitaxial process may be used to form hetero-epitaxial layers. For example, Si, SiC or GaN technologies may use epitaxial silicon, silicon carbide (SiC), gallium nitride (GaN) over a silicon or silicon carbide substrate. However, such hetero-epitaxial layers are susceptible to cracking and/or chipping during subsequent chip singulation processes. In particular, singulation by mechanical methods (sawing, stealth dicing etc.) right through the hetero-epitaxial layer can damage the epitaxial layer. Such chipping, crack formation, and other damage may impair electrical performance or even destroy the functionality of the chip and thus impact product yield. Embodiments of the present invention overcome these and other deficiencies by the use of predetermined kerf regions over which the epitaxial layer is not grown.
- A structural embodiment of the device will be described using
FIG. 1 . Additional structural embodiments will be described usingFIGS. 3C , 3D, 4C, 5E, and 6M. An embodiment of fabricating the device will be described usingFIG. 2 . Alternative embodiments of fabricating the device will be described usingFIGS. 3-6 . -
FIG. 1 , which includesFIGS. 1A-1C , illustrates a semiconductor die in accordance with embodiments of the present invention.FIG. 1A illustrates a cross-sectional view,FIG. 1B is a top view of the semiconductor die,FIG. 1C illustrates a magnified view illustrating a plurality of transistors formed within the epitaxial layer. - Referring to
FIG. 1A , asemiconductor substrate 10 after the completion of front end of line processing and back end of line processing is illustrated. Thesemiconductor substrate 10 has asemiconductor chip 1 formed within. Thechip 1 may be any type of chip. For example, thechip 1 may be a power device, a logic chip, a memory chip, an analog chip, and other types of chips. Thechip 1 may comprise a plurality of devices such as transistors, insulator gate bipolar transistors, power MOSFETs, power MOSFETs with compensation structures in the drift zone, or diodes forming an integrated circuit or may be a discrete device such as a single transistor, insulator gate bipolar transistor, a power MOSFET, a power MOSFET with compensation structures in the drift zone, or a single diode. Thechip 1 may comprise various types of active and passive devices such as diodes, transistors, insulator gate bipolar transistors, power MOSFETs, power MOSFETs with compensation structures in the drift zone, thyristors, capacitors, inductors, resistors, optoelectronic devices, sensors, microelectromechanical systems, and others. In an alternative embodiment, thechip 1 is a discrete semiconductor device, for example, a discrete power transistor, discrete insulator gate bipolar transistor, a discrete power MOSFET, a discrete power MOSFET with compensation structures in the drift zone. Alternatively, the active devices may comprise diodes including light emitting diodes, laser diodes, and others. - Unlike conventional semiconductor dies, the
chip 1 comprises aselective epitaxial layer 60 disposed over thesubstrate 10. Theselective epitaxial layer 60, however, does not cover all of thesubstrate 10. Rather, theselective epitaxial layer 60 is formed only in the central portion of thechip 1 but not in an edge or peripheral portion of thechip 1, where the singulation is foreseen. The length L60 and the width W60 of theselective epitaxial layer 60 are illustrated better inFIG. 1B , which is the top view. - Referring to
FIG. 1A ,device regions 100 are disposed within thesubstrate 10. Thedevice regions 100 may include doped regions in various embodiments. Further, some portion of thedevice regions 100 may be formed over thesubstrate 10. Thedevice regions 100 may include active regions such as channel regions of transistors. Theselective epitaxial layer 60 comprises a top surface and an opposite bottom surface. In various embodiments, the active devices are formed closer to the top surface of theselective epitaxial layer 60 than the bottom surface. The active devices are formed indevice regions 100 of theselective epitaxial layer 60. Alternatively, the active devices may be formed within substantially the entire thickness of theselective epitaxial layer 60, for example, a vertical transistor, a insulator gate bipolar transistor, a power MOSFET, a power MOSFET with compensation structures in the drift zone, or a vertical diode. Theepitaxial layer 60 may contain the drift zone above the bottom surface of theselective epitaxial layer 60. For example, a vertical n-channel field effect transistor may include an n-doped field stop zone or an n-doped buffer layer above a n-doped drain. The n-doped field stop zone or an n-doped buffer layer may be used to stop the extension of the space charge layer, or improve avalanche capability, or improve the cosmic radiation hardness of the devices by an at least partial compensation of electron currents. In various embodiments, theepitaxial layer 60 may include drain, drift, channel, and source regions, which may be formed using the same semiconductor material (homo-epitaxy) or different semiconductor material (hetero-epitaxy). - Examples of heteroepitaxial processes include gallium nitride on silicon, gallium nitride on silicon carbide, gallium nitride on silicon carbide, silicon carbide on silicon followed by gallium nitride on the silicon carbide, gallium nitride on silicon followed by aluminum gallium nitride on the gallium nitride.
- The
chip 1 may include all necessary interconnects, connections, pads etc. for coupling between devices and/or with external circuitry. These connections may be formed in or over theselective epitaxial layer 60. As an example,FIG. 1A illustrates afirst contact pad 101 and asecond contact pad 102 formed over the top surface of thedevice regions 100. Thefirst contact pad 101 may be, for example, a gate pad and thesecond contact pad 102 can be a contact to the source and body zones of the devices. - The sidewalls of the
selective epitaxial layer 60 are surrounded by afill material 80. Thefill material 80 may be a glass, silicon dioxide, silicon nitride, resins, low-k dielectric materials, and other dielectric materials in various embodiments. - The
fill material 80 is disposed over a maskingstructure 50. In one embodiment, the maskingstructure 50 comprises silicon dioxide and comprises a shape of a bird's beak. For example, inFIG. 1A , the bird's beak on the left side of the page is facing towards the central portion of thechip 1 while the other sidewall of the maskingstructure 50 is part of the exposed surface of the semiconductor die. - As illustrated in
FIG. 1A , the maskingstructure 50 has a bottom surface that is lower than the major top surface of thesubstrate 10 indicating that the formation of the maskingstructure 50 consumed a portion of thesubstrate 10. Additionally, theselective epitaxial layer 60 is not formed epitaxially over the maskingstructure 50. - As an illustration
FIG. 1C shows a plurality of transistors formed in theselective epitaxial layer 60.Gate lines 12 are formed overchannel regions 15. The gate lines 12 are separated from thechannel regions 15 by the gate dielectric layers 11. Source/drain regions 14 are formed in theselective epitaxial layer 60. The transistors may include other structures such asspacers 13, contact plugs etc., which are not shown. Additional well regions may be formed in theselective epitaxial layer 60 if necessary. The above is just one example. In various embodiments, other types of devices, which are partially listed above, may be involved in this method. -
FIG. 2 , which includesFIGS. 2A-2K , illustrates a semiconductor device during various stages of fabrication in accordance with embodiments of the present invention. - Referring to
FIG. 2A , apad oxide 20 and a patternedhard mask layer 30 are formed over asubstrate 10. In various embodiments, thesubstrate 10 may comprise silicon or silicon carbide. Thesubstrate 10 may be a wafer in various embodiments. Thesubstrate 10 may include one or more epitaxial layers. In one or more embodiments, thesubstrate 10 may be a bulk silicon wafer or a silicon-on-insulator wafer. In some embodiments, thesubstrate 10 may be an III-V substrate with elements from Group III and Group V, or thesubstrate 10 may be an II-VI substrate with elements from Group II and Group VI. In one or more embodiments, thesubstrate 10 may be a silicon-on-sapphire (SOS) substrate. In one or more embodiments, thesubstrate 10 may be a germanium-on-insulator (GeOI) substrate. In one or more embodiments, thesubstrate 10 may include one or more semiconductor materials such as silicon, silicon germanium, silicon carbide, germanium, gallium arsenide, indium arsenide, gallium nitride, indium gallium arsenide, or indium antimonide. - A
pad oxide 20 is formed over thesubstrate 10. Thepad oxide 20 may comprise about 50 nm of silicon dioxide in one embodiment. In various embodiments, thepad oxide 20 may comprise a thickness of about 20 nm to about 100 nm. Thepad oxide 20 may be formed by thermal oxidation in various embodiments. In alternative embodiments, thepad oxide 20 may be formed using a deposition process such as a chemical vapor deposition process. For example, thepad oxide 20 may be grown by exposing the surface of thesubstrate 10 to a temperature of about 800° C. to about 950° C., and, for example, about 15 min/900° C. in one case. - A
hard mask layer 30 is formed over thepad oxide 20. Thehard mask layer 30 may be deposited over thepad oxide 20 in one or more embodiments. Thehard mask layer 30 may comprise a nitride layer in one or more embodiments. In one or more embodiments, thehard mask layer 30 may be deposited using a chemical vapor deposition process at temperature of about 550° C. to about 800° C. - In various embodiments, the
hard mask layer 30 may comprise about 60 nm to about 300 nm in thickness. For example, thehard mask layer 30 may comprise 200 nm of silicon nitride in one embodiment. Alternatively, thepad oxide 20 and thehard mask layer 30 may comprise other materials and dimensions. - A plurality of
trenches 40 are formed or patterned in thehard mask layer 30 using a lithography process, as shown inFIG. 2A . For example, a layer of photosensitive material such as a photoresist (not shown) may be deposited over thehard mask layer 30, and the layer of photoresist may be patterned with a desired pattern for thetrenches 40. The layer of photoresist may be patterned by exposure to energy through a lithography mask, for example, also not shown. Alternatively, a reflective lithography mask or direct patterning may also be used to pattern the layer of photoresist. The layer of photoresist may then be used as an etch mask while portions of thehard mask layer 30 are etched away or removed to form thetrenches 40 using an etch process such as a reactive ion etch (RIE) process. After patterning the photo resist layer, thehard mask layer 30 is etched to form the structure shown inFIG. 2A , for example using a dry etching process. The dry etching may be performed using fluorine plasma in one or more embodiments, for example, using CF4 or NF3 source gas. After etching thehard mask layer 30, any remaining photoresist layer may be removed using a resist stripping process. - Alternatively, other etch processes may also be used to form the
trenches 40. In various embodiments, thehard mask layer 30 may include more than one layer and may include different material layers. - Further, the figures only show a part of the
substrate 10 and similar additional structures may be duplicated across thesubstrate 10. -
FIG. 2B illustrates a semiconductor structure after the formation of local oxidation regions in accordance with embodiments of the present invention. - The
substrate 10 is exposed to an oxidizing ambient so as to oxidize the exposed surfaces of thesubstrate 10. Thehard mask layer 30 on the surface of thesubstrate 10 prevents regions of thesubstrate 10 covered by thehard mask layer 30 from oxidizing. This produces a thicker silicon dioxide layer (for asubstrate 10 of silicon as an example) locally on the surface of thesubstrate 10. The function of thehard mask layer 30 is to block oxidation from occurring whenever it is present. However, some portion of thesubstrate 10 under thehard mask layer 30 is oxidized as the oxygen atoms diffuse through thepad oxide 20 and oxidize the surface of thesubstrate 10 underneath it. This results in the formation of maskingstructure 50 having a bird's beak shaped profile. - In various embodiments, the thickness of the
pad oxide 20 and thehard mask layer 30 may be controlled to engineer the lateral encroachment of the oxide under thehard mask layer 30. In various embodiments, the local oxidation process might be performed at about 950° C. to about 1150° C., for example about 1050° C. in one embodiment. In various embodiments, the local oxidation process might be performed for 20 minutes to about 120 minutes, and about 60 minutes in one embodiment. In various embodiments, the thickness of the masking structure 50 (t50) is about 50 nm to 500 nm. -
FIG. 2C illustrates the semiconductor structure after removing the hard mask layer in accordance with embodiments of the present invention. As illustrated next inFIG. 2C , thehard mask layer 30 is removed. In various embodiments, thehard mask layer 30 may be removed using an etching process such as a wet etch process. The etching process may be designed to stop on thepad oxide 20 in one or more embodiments. -
FIG. 2D illustrates the semiconductor structure after removing the pad oxide in accordance with embodiments of the present. In various embodiments, thepad oxide 20 may be removed, for example, using an etching process. In one or more embodiments, the etching process may be a wet etch process that is performed as a blanket etch process. After the completion of the etch process, only the maskingstructure 50 is present over thesubstrate 10. -
FIG. 2E illustrates a cross-sectional view of the semiconductor structure after the completion of a selective epitaxial process in accordance with embodiments of the present invention andFIG. 2F illustrates a top view of the corresponding structure. - In one or more embodiments, the
substrate 10 is exposed to a selective epitaxial process. In various embodiments, the epitaxial process may be performed in a selective way such that no deposition occurs on maskingstructure 50. In various embodiments, the epitaxial process arranges atoms of the material being deposited on thesubstrate 10 and takes the crystalline form of thesubstrate 10. In various embodiments, epitaxial process may be any process producing oriented growth of a monocrystalline material on another monocrystalline material. In various embodiments, the epitaxial process may be deposited using various deposition techniques such as metalorganic vapour phase epitaxy (MOVPE), metalorganic chemical vapor deposition (MOCVD), molecular beam epitaxy (MBE), and hydride vapour phase epitaxy (HVPE), other types of chemical vapor deposition, and other deposition processes. - In various embodiments, the epitaxial process may deposit one or more layers of silicon, silicon germanium, silicon carbide, gallium nitride, aluminum nitride, indium phosphide, indium arsenide, indium antimonide, gallium arsenide, aluminum gallium nitride, indium gallium nitride, and combinations thereof. Other examples include compound semiconductors such as group III nitride semiconductors. In various embodiments, the epitaxial process may be a hetero-epitaxial process.
- As an example, silicon epitaxy may be performed by decomposing silane or chloride sources such as silicon chloride. Similarly, silicon carbide may be deposited using silane in combination with light hydrocarbons, such as propane or ethylene. As another example, gallium nitride may be deposited using a gallium precursor such as gallium chloride in combination with a source of nitrogen such as ammonia.
- The epitaxial process may be performed at about 600° C. to about 1000° C. in various embodiments. In alternative embodiments, lower temperatures may be used. Higher temperatures may provide faster deposition rates but may also result in more defective layers and/or result in unwanted depositions on masking
structure 50. - In various embodiments, the portion of the
substrate 10 covered by the maskingstructure 50 do not grow or form any epitaxial layers. As a consequence, the maskingstructure 50 masks thesubstrate 10 during the epitaxial regrowth process. As illustrated inFIG. 2E , theselective epitaxial layer 60 includes mesas formed using the epitaxial process separated by the maskingstructure 50. The mesas are separated bytrenches 45 whose bottom surfaces are formed by the maskingstructure 50. The thickness of the epitaxial layer may be, for example, as shown inFIG. 2E , larger than the thickness of the maskingstructure 50. Alternatively, the thickness of the epitaxial layer may be smaller or approximately the same compared to the thickness of the maskingstructure 50, for example, to prevent lateral growth of the epitaxial layer. - A top view of the semiconductor structure at this stage of processing is illustrated in
FIG. 2F . As illustrated inFIG. 2F , in various embodiments, advantageously, theselective epitaxial layer 60 is not formed over regions of thesubstrate 10 that are part of thedicing region 65, which may be also called as kerf, dicing channel, dicing streets, or scribe lines. Rather, theselective epitaxial layer 60 is formed only over thesemiconductor chip regions 75. - In various embodiments, the
epitaxial layers 60 may have a thickness (H60) of about 100 nm to about 1 μm. In various embodiments, and in particular for embodiments, where the epitaxial deposited material corresponds to the substrate material, theepitaxial layers 60 may have a thickness (H60) of about 500 nm to about 10 μm or even 200 μm. The thickness H60 of theselective epitaxial layer 60 may—for the case of the epitaxial deposition of a material on thesubstrate 10 which is different to the substrate material—depend on the lattice mismatch between thecrystalline form substrate 10 and the material being grown. Advantageously, the critical thickness of theselective epitaxial layer 60 that may be grown before forming dislocations and other defects is much higher than growing the same epitaxial layer over a blanket substrate, e.g., having no maskingstructure 50. This is because theselective epitaxial layer 60, which is formed as a mesa, may laterally relax the excess strain due to lattice mismatch. Additionally, relative to a blanket deposition of the epitaxial layer, the total strain energy in the layer being grown is much lower. The total strain energy depends on the volume of the material being grown (height H60×width W60×length L60). As the width W60 and the length L60 are made much smaller than a blanket epitaxial process, the height H60 may be increased without forming any defects. Accordingly, embodiments of the present invention enable the formation of the high quality epitaxial layers even when materials with large mismatch are grown. In contrast, thick epitaxial layers when deposited as a blanket layer may form cracks and/or sliplines during deposition. For example, GaN layers more than a few hundred nanometers when grown as a blanket layer may crack on cooling down to room temperature due to the large lattice mismatch (about 2.4%) and large differences in thermal expansion coefficients in the case of Si substrate. - Nevertheless, embodiments of the present invention may include one or more buffer layers between the
selective epitaxial layer 60 and thesubstrate 10. Additionally in various embodiments, theselective epitaxial layer 60 may be graded. For example, the amount (e.g., fractional atomic percent) of one element in the material being deposited may be varied with thickness so that the strain energy is gradually increased from the interface of the substrate 10 (or buffer layer if present) and theselective epitaxial layer 60. For example, after growing a heavy doped drift region, a low doped channel region of the opposite doping may be grown, following by growing a source region. Alternatively, in some embodiments, different layers of theselective epitaxial layer 60 may be grown using different composition to module the strain and band gap within each layer. For example, the drift zone of a first epitaxial material may be grown over which the channel or base region may be grown having a different epitaxial material. - It is understood that the
selective epitaxial layer 60 may grow in a faceted manner, i.e., certain crystal planes may grow faster than others, which can result in the lateral encroachment of theselective epitaxial layer 60 above the maskingstructure 50. Accordingly, the lateral distance or width W50 and the thickness t50 of the masking structure 50 (FIG. 2F ) has to be predetermined (for a given thickness H60 of the selective epitaxial layer 60) so that adjacent mesas do not merge. For example, half the thickness of theselective epitaxial layer 60 measured from the top surface of the masking structure 50 (H60−W50) is less than half the width of the masking structure (W50), i.e., ½ (H60−W50)<½ W50. - In one or more embodiments, the
selective epitaxial layer 60 is grown on a silicon (100) surface. In other embodiments, theselective epitaxial layer 60 may be grown on other silicon planes such as (110) or (111). - Additionally, the
selective epitaxial layer 60 may introduce impurities as well as dopants during the deposition process. For example, dopants may be added in-situ during the epitaxial deposition process. -
FIG. 2G illustrates a cross-sectional view of the semiconductor structure after an overfill process in accordance with embodiments of the present invention. Thefill material 80 is deposited within the trenches 45 (FIG. 2E ) formed between the adjacent mesas of theselective epitaxial layer 60. In various embodiments, thefill material 80 may comprise a mixture of one or more elements of silicon, carbon, oxygen, nitrogen, hydrogen, fluorine. - In various embodiments, the
fill material 80 may be a spin on dielectric such as a glass. In alternative embodiments, thefill material 80 may be an oxide layer such as tetraethyl orthosilicate (TEOS) oxide. In alternative embodiments, thefill material 80 may comprise a low-k material. Thefill material 80 may be deposited using chemical or physical vapor deposition or spin coating, for example, low pressure chemical vapor deposition (LPCVD), plasma enhanced chemical vapor deposition (PECVD), high density plasma vapor deposition or other vapor deposition in various embodiments. - In alternative embodiments, the
fill material 80 may comprise carbon based materials such as amorphous carbon (e.g., hydrogenated amorphous carbon, tetrahedral amorphous carbon, or a mixture thereof), polycrystalline carbon, carbon composites, fluorinated carbon, and combinations thereof. -
FIG. 2H illustrates a cross-sectional view of the semiconductor structure after a planarization process in accordance with embodiments of the present invention. - In various embodiments, the
fill material 80 may be planarized or polished so that the top surface of theselective epitaxial layer 60 is exposed. In various embodiments, thefill material 80 may be planarized using a chemical mechanical polishing (CMP) process or other suitable techniques. -
FIG. 2I illustrates a cross-sectional view of the semiconductor structure after forming front end of line and back end of line processing in accordance with embodiments of the present invention. - After the planarization process, the exposed semiconductor region of the
selective epitaxial layer 60 is treated to formdevice regions 100. The formation of thedevice regions 100 may form doped regions for forming transistors, power MOSFETs, IGBTs, diodes, thyristors, triacs, and other types of devices. In one embodiment, a plurality of vertical transistors is formed in theselective epitaxial layer 60, for example, a power semiconductor device. After forming thedevice regions 100, contact regions, plugs, and interconnect metallization may be formed over thedevice regions 100. The interconnect metallization may include the formation of contact pads. For example,FIG. 2I illustrates afirst contact pad 101 and asecond contact pad 102. In one embodiment, thefirst contact pad 101 is a gate contact pad and thesecond contact pad 102 is a source contact pad of a discrete transistor. -
FIG. 2J illustrates a cross-sectional view of the semiconductor structure after singulation in accordance with embodiments of the present invention.FIG. 2K is a top view of the corresponding structure illustrated inFIG. 2J . - Dicing is performed through the dicing
regions 65. In particular, a dicing blade cut throughseparation regions 110, which are narrower than the width of the dicingregions 65. Theseparation regions 110 are the regions through which the dicing blade passes through. Alternatively,separation regions 110 may be the region over which a crack is formed in a stealth laser dicing process, or an opening is formed in a plasma etching process. - As described above, the masking
structure 50 covers the dicingregions 65. Additionally, and consequently, theseparation regions 110 are narrower than the maskingstructure 50. Therefore, the dicing blade cuts only through the maskingstructure 50 but not theselective epitaxial layer 60. In various embodiments, singulation is achieved without any cutting through theselective epitaxial layer 60. This avoids crack propagation from the sidewalls of the singulated semiconductor die. This is especially advantageous in case of harder materials such as silicon carbide and gallium nitride. Further, the thermal oxide regions of the maskingstructure 50, which are strongly bound to the silicon atoms of thesubstrate 10, do not chip even though they may be subjected to the dicing actions. If the active device is thick enough, it is also possible, to remove thesubstrate 10 by backside thinning techniques so that a further singulation process by dicing or a laser process is not necessary for the case that thetrenches 40 are not filled with material. For the case that the filling is aSiO2-layer, the singulation may be performed by means of an etching step. -
FIG. 3 , which includesFIGS. 3A-3D , illustrates a semiconductor device during various stages of fabrication in accordance with alternative embodiments of the present invention. - Referring to
FIG. 3A , thealternative masking structure 50 is formed using a masking process. For example, instead of being formed using a thermal oxidation process as in the prior embodiment, in this embodiment, the maskingstructure 50 may be deposited after step shown inFIG. 2A . Subsequent processing may follow as described inFIGS. 2C-2I . - Referring to
FIG. 3B , in various embodiments, the dicing process may be performed as in prior embodiments. As in prior embodiments, the dicing blade cuts only through the maskingstructure 50 and not theselective epitaxial layer 60.FIG. 3C illustrates the semiconductor structure after the dicing process. -
FIG. 3D illustrates an alternative embodiment in which the maskingstructure 50 substantially covers the sidewall of theselective epitaxial layer 60. Here, the thickness of the maskingstructure 50 is substantially similar to the thickness of the subsequently depositedselective epitaxial layer 60. In such cases, thefill material 80 may not be needed but although may be used to form a planar structure. -
FIG. 4 , which includesFIGS. 4A-4C , illustrates a semiconductor device during various stages of fabrication in accordance with alternative embodiments of the present invention. - In various embodiments, the
selective epitaxial layer 60 may be formed after depositing abuffer layer 95. Thebuffer layer 95 may be used to reduce the strain intensity at the interface between theselective epitaxial layer 60 and thesubstrate 10. Thebuffer layer 95 also behaves as a seed layer for subsequent epitaxial process. In various embodiments, thebuffer layer 95 may be chosen such that the lattice mismatch between thebuffer layer 95 and thesubstrate 10 is less than the lattice mismatch between theselective epitaxial layer 60 and thesubstrate 10. For example, while depositing aselective epitaxial layer 60 comprising gallium nitride, abuffer layer 95 that includes hafnium nitride or aluminum nitride may be deposited. Similarly, while depositing aselective epitaxial layer 60 comprising silicon carbide, abuffer layer 95 comprising lower percentage carbon may be grown prior to growing the desired silicon carbide epitaxial layer. For example, in various embodiments, the buffer layer may be grown using a slower growth and/or a lower carbon concentration in the source gas chemistry. - Subsequent processes may follow the descriptions described in various embodiments. In one embodiment, the subsequent processes may follow the process steps associated with
FIGS. 2A-2I resulting in the structure illustrated asFIG. 4A . As an illustration, the masking structure described inFIG. 3 is also illustrated. However, embodiments of the invention could also include the thermal oxide-basedmasking structure 50 as shown inFIG. 2 . Referring toFIG. 4B , thesubstrate 10 may be singulated as described in prior embodiments. Asemiconductor chip 1 formed after the singulation is illustrated inFIG. 4C . -
FIG. 5 , which includesFIGS. 5A-5E , illustrates a semiconductor device during various stages of fabrication in accordance with an alternate embodiment of the present invention. - In this embodiment, the
substrate 10 is masked by damaging the exposed surface of thesubstrate 10 so that subsequent epitaxial growth is inhibited. As an illustration,FIG. 5A illustrates a semiconductor structure after depositing and patterning ahard mask layer 30 over thesubstrate 10. Alternatively, in some embodiments, thehard mask layer 30 may be skipped and a photo resist layer may be sufficient. - A damaging process 140 is performed into the
substrate 10. In one embodiment, the damaging process 140 comprises an ion implantation step. For example, the ion implantation process may form an amorphous region (damage region 150) at the top surface of thesubstrate 10. The amorphous region prevents subsequent epitaxial regrowth. In various embodiments, the ion implantation process may introduce impurities or dopants that inhibit epitaxial regrowth or just result in a mechanical damage by, e.g., argon implantation or by other inert elements. - Alternatively, other types of damage inducing processes may be used. For example, in an embodiment, plasma damage may be used to form the
damage region 150. In another embodiment, an irradiation process such as an ultraviolet treatment may be performed to form thedamage region 150. - Referring to
FIG. 5C , thehard mask layer 30 is removed, for example, using a wet etch process. In case, a photo resist layer was used instead of thehard mask layer 30, a resist stripping process may be sufficient to remove the photo resist layer. Referring next toFIG. 5D , as described in prior embodiments, an optional buffer layer (not shown, seeFIG. 4 ), and aselective epitaxial layer 60 may be formed.Additional device regions 100 and subsequent metallization may be formed as described in other embodiments. Thesubstrate 10 may be singulated as described in prior embodiments. As in prior embodiments, the separation region of the dicing blade (or equivalents) cuts through thedamage region 150 but not theselective epitaxial layer 60.FIG. 5E illustrates asemiconductor chip 1 after the singulation process. As described in prior embodiments, the exposed sidewall of thesemiconductor chip 1 includes a portion of thedamage region 150, thefill layer 80, and thesubstrate 10. -
FIG. 6 , which includesFIGS. 6A-6M , illustrates a semiconductor device during various stages of fabrication in accordance with embodiments of the present invention. -
FIG. 6A illustrates asubstrate 10 coated with thethick separation layer 210. Thesubstrate 10 may be a silicon substrate as described in various other embodiments. Theseparation layer 210 may comprise silicon oxide layer and or silicon nitride layer in various embodiments. In one or more embodiments, theseparation layer 210 may be a field oxide layer produced via a high-temperature thermal oxidation process. For example, theseparation layer 210 may be produced using an oxidation process at about 900° C. to about 1150° C. Alternatively, other deposition techniques may be used to form theseparation layer 210. - Advantageously, the
separation layer 210 is able to withstand front end processing temperatures. In various embodiments, the thickness of theseparation layer 210 may be chosen depending on the type of device being fabricated. As will be apparent from the processing below, the thickness of theseparation layer 210 is an important factor in determining the final thickness of the semiconductor chip that is being fabricated. For example, low-voltage devices may require only about 5 μm to about 20 μmthick separation layer 210. In contrast, higher voltage devices may use about 20 μm to about 190 μmthick separation layer 210. - Referring next to
FIG. 6B , theseparation layer 210 is patterned to form a structuredseparation layer 220. In various embodiments, theseparation layer 210 may be patterned to open the active areas of the chip being fabricated. In various embodiments, theseparation layer 210 is patterned such that theseparation layer 210 is not removed in areas above the dicingregions 65. - Referring next to
FIG. 6C , a selective epitaxial deposition process is performed. First, the highly dopedepitaxial layer 230 with the same doping type of the drift layer of the device is grown over the exposed top surface of thesubstrate 10. The doping content of the highly dopedepitaxial layer 230 may be chosen so as to improve the ohmic contact resistance of the contact to the back side. A high doping reduces the contact resistance. Alternatively an emitter layer with the opposite doping type of the drift layer can be deposited on the substrate. - Next, a lower doped
epitaxial layer 240 is grown over the highly dopedepitaxial layer 230. The lower doping of the lower dopedepitaxial layer 240 enables the formation of different doped regions within the lower dopedepitaxial layer 240. For example, as described in prior embodiments, the device regions may be formed at a top surface of the lower dopedepitaxial layer 240. Optionally, a field stop or buffer layer with a doping level higher than the doping of theepitaxial layer 240 and lower than that of the highly dopedepitaxial layer 230 can be implemented between these two layers. - A planarization process may be performed to polish the surface of the lower doped epitaxial layer 240 (if necessary). This planarization process may be accomplished using a CMP planarization process which stops on the
separation layer 220. Accordingly, after the CMP planarization process, the top surface of theseparation layer 220 is coplanar with the top surface of the lower doped epitaxial layers 240. - Referring next to
FIG. 6D , front end processing may be performed on the exposed lower dopedepitaxial layer 240. For example, after forming device regions in and over the lower dopedepitaxial layer 240, metallization may be formed over the lower dopedepitaxial layer 240 as described in prior embodiments. For example, contacts pads, such as afirst contact pad 101 and asecond contact 102, for making electrical contact with external circuits may be formed. - A
passivation layer 270 is deposited over the metallization layers. In various embodiments, thepassivation layer 270 may comprise an oxide, a nitride, a polyimide, or other suitable materials known to one having ordinary skill in the art. Thepassivation layer 270 may comprise a hard mask in one embodiment, and a resist mask in another embodiment. Thepassivation layer 270 helps to protect the metallization including the contact pads and the device regions during subsequent processing. In some embodiments, thepassivation layer 270 may be skipped. - Referring to
FIG. 6E , thesubstrate 10 is attached to acarrier 290. In various embodiments, thecarrier 290 may comprise a glass carrier. Thecarrier 290 may be attached to the front side of thesubstrate 10 comprising the active devices in various embodiments. In various embodiments, the top surface of the workpiece comprising thesubstrate 10, the lowdoped epitaxial layer 240, thepassivation layer 270 is coated with anadhesive layer 280. The attachment with thecarrier 290 may be formed by a curing process in one or more embodiments. - The
adhesive layer 280 may comprise any suitable adhesive material in various embodiments. Further, in some embodiments, a primer coating may be applied prior to coating theadhesive layer 280. The primer coating is tuned to react with the surface of thepassivation layer 270 and convert potentially high surface energy surfaces to lower surface energy surfaces by forming a primer layer. Thus, theadhesive layer 280 may interact only with the primer layer improving the bonding. - The
adhesive layer 280 may comprise an organic compound such an epoxy based compound in one or more embodiments. In various embodiments, theadhesive layer 280 may comprise an acrylic based, not photoactive, organic glue. In another embodiment, theadhesive layer 280 may comprise SU-8, which is a negative tone epoxy based photo resist. - In alternative embodiments, the
adhesive layer 280 may comprise a molding compound. In one embodiment, theadhesive layer 280 may comprise an imide and/or components such a poly-methyl-methacrylate (PMMA) used in forming a poly-imide. In another embodiment, theadhesive layer 280 may comprise components for forming an epoxy-based resin or co-polymer and may include components for a solid-phase epoxy resin and a liquid-phase epoxy resin. Embodiments of the invention also include combinations of different type of adhesive components and non-adhesive components such as combinations of acrylic base organic glue, SU-8, imide, epoxy-based resins etc. - In various embodiments, the
adhesive layer 280 may comprise less than about 1% inorganic material, and about 0.1% to about 1% inorganic material in one embodiment. The absence of inorganic content improves the removal of theadhesive layer 280 without leaving residues. - In one or more embodiments, the
adhesive layer 280 may comprise thermosetting resins, which may be cured by annealing at an elevated temperature. Alternatively, in some embodiments, a low temperature anneal or bake may be performed to cure theadhesive layer 280 so that adhesive bonding between thecarrier 290 and theadhesive layer 280 and between theadhesive layer 280 and thepassivation layer 270 is formed. Some embodiments may not require any additional heating and may be cured at room temperature. -
FIG. 6F illustrates the semiconductor structure after thinning thesubstrate 10 in accordance with an embodiment of the present invention. Thesubstrate 10 may be removed by a thinning process to expose the highly dopedepitaxial layer 230 and the structuredseparation layer 220. In various embodiments, thesubstrate 10 may be removed using one or more processes such as mechanical grinding, etching, polishing, and others. The structuredseparation layer 220 may be used as a stopping layer for the thinning process in various embodiments. Further, after exposing the structuredseparation layer 220, and etching process may be performed to partially etch the highly dopedepitaxial layer 230. - As next illustrated in
FIG. 6G , aconductive liner 310 is deposited on the back side of the highly dopedepitaxial layer 230 and the structuredseparation layer 220. In various embodiments, theconductive liner 310 may comprise one or more layers, for example, a barrier layer to prevent diffusion of metal atoms from the underlying back side metal layer and a seed layer for plating the back side metal layer. As an example, the barrier layer may comprise a metal nitride such as titanium nitride, tantalum nitride, tungsten nitride, and others. Similarly, the seed layer may comprise nickel and/or copper in one embodiment. In other embodiments, theconductive liner 310 at the wafer backside may also be structured using a standard lithography and etch process after a deposition process. - Referring to
FIG. 6H , aconductive liner 310 is polished to form a planar surface. Because of the etch-back of the highly dopedepitaxial layer 230, which was described with respect toFIG. 6F , theconductive liner 310 covering the structuredseparation layer 220 is removed. Accordingly, after the planarization process, the structuredseparation layer 220 separates portions of theconductive liner 310. In other words, theconductive liner 310 is removed under the dicingregions 65 of thesubstrate 10. In various embodiments, theconductive liner 310 may be formed using a deposition process such as sputtering, physical vapor deposition, chemical vapor deposition, and other processes. -
FIG. 6I illustrates the semiconductor structure after the formation of the back side metal layer in accordance with an embodiment of the present invention. In various embodiments, the backside metal layer 320 is formed covering theconductive liner 310. The backside metal layer 320 may be formed using a plating process in one or more embodiments. Accordingly, the structuredseparation layer 220 is not coated with the backside metal layer 320. - Advantageously, the back
side metal layer 320 is formed directly on the epitaxial layers maximizing heat extraction from the active regions of the device. The thin epitaxial layer, such as the lower dopedepitaxial layer 240, also contributes to minimizing the ON resistance of the device (e.g., for a vertical transistor device). In this example, the highly dopedepitaxial layers 230 may be a drain region of the vertical transistor device. -
FIG. 6J illustrates the semiconductor structure after removing the structuredseparation layer 220 in accordance with an embodiment of the present invention. As illustratedFIG. 6J , the structuredseparation layer 220 may be removed. As an example, the structuredseparation layer 220 may be removed using a etch process. The etch process may also remove theunderlying passivation layer 270 if present. However, the etch process is selected so that the etch does not remove theadhesive layer 280, which would separate the epitaxial layers from thecarrier 290. - As next illustrated in
FIG. 6K , the backside metal layer 320 may be attached to a tape and/orfoil 300. After attaching the semiconductor structure to thefoil 300, theadhesive layer 280 and thecarrier 290 are separated as illustrated inFIG. 6L . Unlike prior embodiments, no additional dicing process is required after the removal of the structuredseparation layer 220, which held together the various regions of the highly dopedepitaxial layer 230 and the lowdoped epitaxial layer 240. Further, the backside metal layer 320 is not formed directly under the structuredseparation layer 220 avoiding the difficulty of dicing through a thick metal layer. - Subsequent processing can continue as in conventional semiconductor processing. The semiconductor chip thus fabricated is illustrated in
FIG. 6M . Unlike prior embodiments, the final device does not have any part of thesubstrate 10. - As described in various embodiments, a material that comprises a metal may, for example, be a pure metal, a metal alloy, a metal compound, an intermetallic and others, i.e., any material that includes metal atoms. For example, copper may be a pure copper or any material including copper such as, but not limited to, a copper alloy, a copper compound, a copper intermetallic, an insulator comprising copper, and a semiconductor comprising copper.
- While this invention has been described with reference to illustrative embodiments, this description is not intended to be construed in a limiting sense. Various modifications and combinations of the illustrative embodiments, as well as other embodiments of the invention, will be apparent to persons skilled in the art upon reference to the description. As an illustration, the embodiments described in
FIGS. 1-6 may be combined with each other in alternative embodiments. It is therefore intended that the appended claims encompass any such modifications or embodiments. - Although the present invention and its advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the invention as defined by the appended claims. For example, it will be readily understood by those skilled in the art that many of the features, functions, processes, and materials described herein may be varied while remaining within the scope of the present invention.
- Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, composition of matter, means, methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure of the present invention, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed, that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the present invention. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps.
Claims (43)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/086,886 US9406564B2 (en) | 2013-11-21 | 2013-11-21 | Singulation through a masking structure surrounding expitaxial regions |
DE102014116834.8A DE102014116834B4 (en) | 2013-11-21 | 2014-11-18 | Single semiconductor chip having a masking structure which is part of chip-singulation-kerf areas and defines these, method for forming a semiconductor chip and associated wafers |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/086,886 US9406564B2 (en) | 2013-11-21 | 2013-11-21 | Singulation through a masking structure surrounding expitaxial regions |
Publications (2)
Publication Number | Publication Date |
---|---|
US20150137144A1 true US20150137144A1 (en) | 2015-05-21 |
US9406564B2 US9406564B2 (en) | 2016-08-02 |
Family
ID=53172382
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/086,886 Active US9406564B2 (en) | 2013-11-21 | 2013-11-21 | Singulation through a masking structure surrounding expitaxial regions |
Country Status (2)
Country | Link |
---|---|
US (1) | US9406564B2 (en) |
DE (1) | DE102014116834B4 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150372096A1 (en) * | 2014-06-20 | 2015-12-24 | Ishiang Shih | High Electron Mobility Transistors and Integrated Circuits with Improved Feature Uniformity and Reduced defects for Microwave and Millimetre Wave Applications |
US9553061B1 (en) * | 2015-11-19 | 2017-01-24 | Globalfoundries Inc. | Wiring bond pad structures |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102016117030B4 (en) * | 2016-07-17 | 2018-07-05 | X-Fab Semiconductor Foundries Ag | Production of Semiconductor Structures on a Carrier Substrate Transferable by Transfer Print. |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6153010A (en) * | 1997-04-11 | 2000-11-28 | Nichia Chemical Industries Ltd. | Method of growing nitride semiconductors, nitride semiconductor substrate and nitride semiconductor device |
US6255198B1 (en) * | 1998-11-24 | 2001-07-03 | North Carolina State University | Methods of fabricating gallium nitride microelectronic layers on silicon layers and gallium nitride microelectronic structures formed thereby |
US20100019279A1 (en) * | 2008-04-02 | 2010-01-28 | The Hong Kong University Of Science And Technology | Integrated HEMT and Lateral Field-Effect Rectifier Combinations, Methods, and Systems |
US20120021608A1 (en) * | 2009-04-10 | 2012-01-26 | Panasonic Corporation | Substrate processing method, semiconductor chip manufacturing method, and resin-adhesive-layer-backed semiconductor chip manufacturing method |
US20130026489A1 (en) * | 2011-07-29 | 2013-01-31 | Northrop Grumman Systems Corporation | AlN BUFFER N-POLAR GaN HEMT PROFILE |
US20130175614A1 (en) * | 2012-01-09 | 2013-07-11 | Electronics And Telecommunications Research Institute | Semiconductor devices and methods of fabricating the same |
Family Cites Families (40)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4064620A (en) | 1976-01-27 | 1977-12-27 | Hughes Aircraft Company | Ion implantation process for fabricating high frequency avalanche devices |
US5559367A (en) | 1994-07-12 | 1996-09-24 | International Business Machines Corporation | Diamond-like carbon for use in VLSI and ULSI interconnect systems |
KR100223915B1 (en) | 1996-10-22 | 1999-10-15 | 구본준 | Structure of semiconductor devices and the manufacturing method thereof |
DE19725900C2 (en) | 1997-06-13 | 2003-03-06 | Dieter Bimberg | Process for the deposition of gallium nitride on silicon substrates |
US5801082A (en) | 1997-08-18 | 1998-09-01 | Vanguard International Semiconductor Corporation | Method for making improved shallow trench isolation with dielectric studs for semiconductor integrated circuits |
US6255712B1 (en) | 1999-08-14 | 2001-07-03 | International Business Machines Corporation | Semi-sacrificial diamond for air dielectric formation |
JP2001060802A (en) | 1999-08-19 | 2001-03-06 | Sony Corp | Circuit element substrate, semiconductor device and its manufacture |
US20020011612A1 (en) | 2000-07-31 | 2002-01-31 | Kabushiki Kaisha Toshiba | Semiconductor device and method for manufacturing the same |
JP4856328B2 (en) | 2001-07-13 | 2012-01-18 | ローム株式会社 | Manufacturing method of semiconductor device |
US6541352B2 (en) | 2001-07-27 | 2003-04-01 | Texas Instruments Incorporated | Semiconductor die with contoured bottom surface and method for making same |
US6861326B2 (en) | 2001-11-21 | 2005-03-01 | Micron Technology, Inc. | Methods of forming semiconductor circuitry |
AU2003299500A1 (en) | 2002-05-17 | 2004-06-07 | The Regents Of The University Of California | Hafnium nitride buffer layers for growth of gan on silicon |
US6897128B2 (en) | 2002-11-20 | 2005-05-24 | Matsushita Electric Industrial Co., Ltd. | Method of manufacturing semiconductor device, plasma processing apparatus and plasma processing method |
US6861678B2 (en) | 2003-07-18 | 2005-03-01 | Texas Instruments Incorporated | Double diffused vertical JFET |
US7803717B2 (en) | 2003-10-23 | 2010-09-28 | North Carolina State University | Growth and integration of epitaxial gallium nitride films with silicon-based devices |
US7459377B2 (en) * | 2004-06-08 | 2008-12-02 | Panasonic Corporation | Method for dividing substrate |
JP4018088B2 (en) | 2004-08-02 | 2007-12-05 | 松下電器産業株式会社 | Semiconductor wafer dividing method and semiconductor element manufacturing method |
CN100555657C (en) | 2005-03-04 | 2009-10-28 | 住友电气工业株式会社 | Vertical gallium nitride semiconductor device and epitaxial substrate |
JP4275096B2 (en) | 2005-04-14 | 2009-06-10 | パナソニック株式会社 | Manufacturing method of semiconductor chip |
JP4285455B2 (en) | 2005-07-11 | 2009-06-24 | パナソニック株式会社 | Manufacturing method of semiconductor chip |
US7399712B1 (en) | 2005-10-31 | 2008-07-15 | Novellus Systems, Inc. | Method for etching organic hardmasks |
US8154051B2 (en) | 2006-08-29 | 2012-04-10 | Taiwan Semiconductor Manufacturing Co., Ltd. | MOS transistor with in-channel and laterally positioned stressors |
KR100817059B1 (en) | 2006-09-11 | 2008-03-27 | 삼성전자주식회사 | Method of fabricating thin semiconductor package |
JP4544231B2 (en) | 2006-10-06 | 2010-09-15 | パナソニック株式会社 | Manufacturing method of semiconductor chip |
JP4840174B2 (en) | 2007-02-08 | 2011-12-21 | パナソニック株式会社 | Manufacturing method of semiconductor chip |
JP4840200B2 (en) | 2007-03-09 | 2011-12-21 | パナソニック株式会社 | Manufacturing method of semiconductor chip |
US7767563B2 (en) | 2007-03-21 | 2010-08-03 | Intel Corporation | Method of forming a silicide layer on a thinned silicon wafer, and related semiconducting structure |
TW200935506A (en) | 2007-11-16 | 2009-08-16 | Panasonic Corp | Plasma dicing apparatus and semiconductor chip manufacturing method |
US8058150B2 (en) | 2008-07-10 | 2011-11-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Particle free wafer separation |
US20100072579A1 (en) | 2008-09-23 | 2010-03-25 | Andreas Thies | Through Substrate Conductors |
US8169059B2 (en) | 2008-09-30 | 2012-05-01 | Infineon Technologies Ag | On-chip RF shields with through substrate conductors |
US7972959B2 (en) | 2008-12-01 | 2011-07-05 | Applied Materials, Inc. | Self aligned double patterning flow with non-sacrificial features |
JP5218238B2 (en) | 2009-04-10 | 2013-06-26 | パナソニック株式会社 | Substrate processing method, semiconductor chip manufacturing method, and semiconductor chip manufacturing method with resin adhesive layer |
DE102009058796A1 (en) * | 2009-12-18 | 2011-06-22 | OSRAM Opto Semiconductors GmbH, 93055 | Optoelectronic component and method for producing an optoelectronic component |
US8384231B2 (en) * | 2010-01-18 | 2013-02-26 | Semiconductor Components Industries, Llc | Method of forming a semiconductor die |
US8361884B2 (en) | 2010-06-22 | 2013-01-29 | Infineon Technologies Ag | Plasma dicing and semiconductor devices formed thereof |
US8318541B2 (en) | 2010-08-10 | 2012-11-27 | Stats Chippac, Ltd. | Semiconductor device and method of forming vertical interconnect in FO-WLCSP using leadframe disposed between semiconductor die |
FR2977260B1 (en) | 2011-06-30 | 2013-07-19 | Soitec Silicon On Insulator | PROCESS FOR PRODUCING A THICK EPITAXIAL LAYER OF GALLIUM NITRIDE ON A SILICON SUBSTRATE OR THE LIKE AND LAYER OBTAINED BY SAID METHOD |
US20130062628A1 (en) | 2011-09-10 | 2013-03-14 | Semisouth Laboratories, Inc. | Methods for the epitaxial growth of silicon carbide |
US8748297B2 (en) | 2012-04-20 | 2014-06-10 | Infineon Technologies Ag | Methods of forming semiconductor devices by singulating a substrate by removing a dummy fill material |
-
2013
- 2013-11-21 US US14/086,886 patent/US9406564B2/en active Active
-
2014
- 2014-11-18 DE DE102014116834.8A patent/DE102014116834B4/en active Active
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6153010A (en) * | 1997-04-11 | 2000-11-28 | Nichia Chemical Industries Ltd. | Method of growing nitride semiconductors, nitride semiconductor substrate and nitride semiconductor device |
US6255198B1 (en) * | 1998-11-24 | 2001-07-03 | North Carolina State University | Methods of fabricating gallium nitride microelectronic layers on silicon layers and gallium nitride microelectronic structures formed thereby |
US20100019279A1 (en) * | 2008-04-02 | 2010-01-28 | The Hong Kong University Of Science And Technology | Integrated HEMT and Lateral Field-Effect Rectifier Combinations, Methods, and Systems |
US20120021608A1 (en) * | 2009-04-10 | 2012-01-26 | Panasonic Corporation | Substrate processing method, semiconductor chip manufacturing method, and resin-adhesive-layer-backed semiconductor chip manufacturing method |
US20130026489A1 (en) * | 2011-07-29 | 2013-01-31 | Northrop Grumman Systems Corporation | AlN BUFFER N-POLAR GaN HEMT PROFILE |
US20130175614A1 (en) * | 2012-01-09 | 2013-07-11 | Electronics And Telecommunications Research Institute | Semiconductor devices and methods of fabricating the same |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150372096A1 (en) * | 2014-06-20 | 2015-12-24 | Ishiang Shih | High Electron Mobility Transistors and Integrated Circuits with Improved Feature Uniformity and Reduced defects for Microwave and Millimetre Wave Applications |
US9553061B1 (en) * | 2015-11-19 | 2017-01-24 | Globalfoundries Inc. | Wiring bond pad structures |
Also Published As
Publication number | Publication date |
---|---|
DE102014116834A1 (en) | 2015-05-21 |
US9406564B2 (en) | 2016-08-02 |
DE102014116834B4 (en) | 2021-01-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5670700B2 (en) | Integrated semiconductor substrate structure and manufacturing method thereof | |
US20170278930A1 (en) | Semiconductor Device Having a Graphene Layer, and Method of Manufacturing Thereof | |
US20040012037A1 (en) | Hetero-integration of semiconductor materials on silicon | |
US8592292B2 (en) | Growth of multi-layer group III-nitride buffers on large-area silicon substrates and other substrates | |
JP7314134B2 (en) | Systems and methods for integrated devices on engineered substrates | |
US11335557B2 (en) | Multi-deposition process for high quality gallium nitride device manufacturing | |
JP7118069B2 (en) | Method and system for vertical power devices | |
US9406564B2 (en) | Singulation through a masking structure surrounding expitaxial regions | |
JP7332634B2 (en) | Reduction of parasitic capacitance in GaN-on-silicon devices | |
US20160086842A1 (en) | Method for Producing a Semiconductor Device | |
US8318563B2 (en) | Growth of group III nitride-based structures and integration with conventional CMOS processing tools | |
US20180337228A1 (en) | Novel seal ring for iii-v compound semiconductor-based devices | |
US10153231B2 (en) | Interconnect structure and fabrication method thereof | |
US10134603B2 (en) | Method of planarising a surface | |
US20150014824A1 (en) | Method for fabricating a semiconductor device | |
US11380786B2 (en) | Insulating structure of high electron mobility transistor and manufacturing method thereof | |
US20130137238A1 (en) | Method for forming high mobility channels in iii-v family channel devices |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INFINEON TECHNOLOGIES AG, GERMANY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ENGELHARDT, MANFRED;BAUMGARTL, JOHANNES;KOTEK, MANFRED;AND OTHERS;SIGNING DATES FROM 20131113 TO 20131121;REEL/FRAME:031671/0447 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |