US20100040347A1 - Video Stream Adaptive Frame Rate Scheme - Google Patents
Video Stream Adaptive Frame Rate Scheme Download PDFInfo
- Publication number
- US20100040347A1 US20100040347A1 US12/604,677 US60467709A US2010040347A1 US 20100040347 A1 US20100040347 A1 US 20100040347A1 US 60467709 A US60467709 A US 60467709A US 2010040347 A1 US2010040347 A1 US 2010040347A1
- Authority
- US
- United States
- Prior art keywords
- video
- buffer
- playback
- frame rate
- samples
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
- H04N21/20—Servers specifically adapted for the distribution of content, e.g. VOD servers; Operations thereof
- H04N21/23—Processing of content or additional data; Elementary server operations; Server middleware
- H04N21/234—Processing of video elementary streams, e.g. splicing of video streams, manipulating MPEG-4 scene graphs
- H04N21/23406—Processing of video elementary streams, e.g. splicing of video streams, manipulating MPEG-4 scene graphs involving management of server-side video buffer
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
- H04N21/20—Servers specifically adapted for the distribution of content, e.g. VOD servers; Operations thereof
- H04N21/21—Server components or server architectures
- H04N21/218—Source of audio or video content, e.g. local disk arrays
- H04N21/2187—Live feed
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
- H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
- H04N21/43—Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network or synchronising decoder's clock; Client middleware
- H04N21/44—Processing of video elementary streams, e.g. splicing a video clip retrieved from local storage with an incoming video stream, rendering scenes according to MPEG-4 scene graphs
- H04N21/44004—Processing of video elementary streams, e.g. splicing a video clip retrieved from local storage with an incoming video stream, rendering scenes according to MPEG-4 scene graphs involving video buffer management, e.g. video decoder buffer or video display buffer
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
- H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
- H04N21/43—Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network or synchronising decoder's clock; Client middleware
- H04N21/44—Processing of video elementary streams, e.g. splicing a video clip retrieved from local storage with an incoming video stream, rendering scenes according to MPEG-4 scene graphs
- H04N21/4402—Processing of video elementary streams, e.g. splicing a video clip retrieved from local storage with an incoming video stream, rendering scenes according to MPEG-4 scene graphs involving reformatting operations of video signals for household redistribution, storage or real-time display
- H04N21/440281—Processing of video elementary streams, e.g. splicing a video clip retrieved from local storage with an incoming video stream, rendering scenes according to MPEG-4 scene graphs involving reformatting operations of video signals for household redistribution, storage or real-time display by altering the temporal resolution, e.g. by frame skipping
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/76—Television signal recording
- H04N5/765—Interface circuits between an apparatus for recording and another apparatus
- H04N5/775—Interface circuits between an apparatus for recording and another apparatus between a recording apparatus and a television receiver
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
- H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
- H04N21/41—Structure of client; Structure of client peripherals
- H04N21/426—Internal components of the client ; Characteristics thereof
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/76—Television signal recording
- H04N5/84—Television signal recording using optical recording
- H04N5/85—Television signal recording using optical recording on discs or drums
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N9/00—Details of colour television systems
- H04N9/79—Processing of colour television signals in connection with recording
- H04N9/80—Transformation of the television signal for recording, e.g. modulation, frequency changing; Inverse transformation for playback
- H04N9/804—Transformation of the television signal for recording, e.g. modulation, frequency changing; Inverse transformation for playback involving pulse code modulation of the colour picture signal components
- H04N9/8042—Transformation of the television signal for recording, e.g. modulation, frequency changing; Inverse transformation for playback involving pulse code modulation of the colour picture signal components involving data reduction
Definitions
- the present invention is generally related to communications and, more particularly, is related to video communications.
- playback buffers are often slowly starved or flooded with video data. This can cause the video playback to break up.
- MPEG Motion Picture Experts Group
- the preferred embodiments of the present invention provide systems and methods for providing a video stream adaptive frame rate system.
- a video stream adaptive frame rate system comprises a video capture device for sending video samples captured from a video source and a video playback device for receiving video samples from the video capture device.
- the video capture device includes a playback buffer and is configured to adjust a playback of the video samples from the buffer when the buffer is not within a designated target range.
- the preferred embodiment of the present invention can also be viewed as providing methods for providing a video stream adaptive frame rate system.
- one embodiment of such a method can be broadly summarized by the following steps: receiving a video source at a playback buffer; and adjusting a buffer level of the playback buffer when the buffer level is not within a designated target range.
- FIG. 1 is a block diagram depicting a system in which a video stream adaptive frame rate system may be implemented.
- FIG. 2 is a block diagram depicting an embodiment of a system in which a video stream adaptive frame rate system may be implemented.
- FIG. 3 is a block diagram depicting one example of a computing device in more detail that can be used to implement one preferred embodiment of a video stream adaptive frame rate system.
- FIG. 4A is an illustrative example of a buffer of a video stream adaptive frame rate system.
- FIG. 4B is an illustrative example of a graphical illustration of a target fill ranges of a buffer of a video stream adaptive frame rate system.
- FIG. 4C is a graphic representation of adjusting the buffer fill levels of the buffer of FIG. 4B .
- FIG. 5 is a flow chart depicting general functionality, in accordance with one preferred embodiment, of an implementation of a video stream adaptive frame rate system.
- FIGS. 6A and 6B are flow charts depicting more specific functionality, in accordance with one preferred embodiment, of an implementation of a video stream adaptive frame rate system.
- FIG. 1 is a block diagram depicting a system 100 in which a video stream adaptive frame rate system may be implemented.
- the system 100 includes a video source device 102 , a network 104 , playback destination device 106 and a display device 108 .
- Some embodiments include speaker 108 as part of the playback destination device 106 .
- the video source device 102 captures a video source at certain number of frames per second, for instance 5 frames per second, utilizing any known video capture methods such as sampling, encoding, compression, or MPEG, among others.
- the number of frames captured at the video source device 102 may not be exact and may deviate a few percentages above or below the desired frame rate per second.
- the video source device 102 includes a buffer (not shown) that fills as the video source is captured.
- the buffer is included on an adapter card in the video source device 102 , such as a personal computer that begins to fill when writing to the buffer.
- the buffer continues to fill with the video source data, sends the video data to the network and begins filling again.
- the buffer fills in a continuous circular process.
- the network 104 may be any type of communications network employing any network topology, transmission medium, or network protocol.
- a network may be any public or private packet-switched or other data network, including the Internet, circuit-switched network, such as a public switch telecommunications network (PSTN), wireless network, or any other desired communications infrastructure and/or combination of infrastructure.
- PSTN public switch telecommunications network
- the playback destination device 106 can be a computer.
- the playback destination device receives the video data from the network 104 and places the video into a playback buffer (not shown).
- the playback buffer starts filling with video data in memory and continues to fill until the buffer reaches a certain point of fullness, at which time the playback buffer plays the video out on the display device 108 .
- FIG. 2 is a block diagram depicting an embodiment of a system 200 in which a video stream adaptive frame rate system may be implemented.
- the system 200 includes video capture device 102 , with a processing device for providing packetized samples, a network 104 , a video playback device 106 and display device 108 .
- Output from a video source that provides video frames per second is captured in a buffer 201 of the video capture device 102 .
- a video source may be provided by a video camera, a VCR, a DVD player, among others.
- the packetized samples 202 are sent over the network 104 to the video playback device 106 . Compression and encoding may also be used before transmission in some embodiments.
- the video playback device 106 is a computer that includes, inter alia, a video playback buffer 204 and output processing 206 .
- the video playback buffer 204 is included in memory in the video playback device 106 .
- other system memory may also be used for the video playback buffer 204 .
- Packetized samples 202 from the network 104 are received at the video playback buffer 204 .
- output processing 206 provides for adjusting the play rate of the samples 205 from the video playback buffer 204 to the playback hardware 108 .
- the video playback buffer 204 is configured such that a buffer fill level can be established, and the buffer fill level can be adjusted to ensure the buffer 204 is not too full or too low. If the buffer 204 becomes too full, i.e., the amount of video data is above a threshold, more samples are released out of the buffer 204 at a faster rate. If the buffer 204 becomes too low, samples are released from the buffer 204 at a slower rate. In addition, the adjustments of the buffer 204 (i.e., release rate changes) are determined by how far the buffer fill level is off a preferred fill level range. The video capture buffer 201 threshold levels are not adjusted, but the video playback buffer fill level range is effectively adjusted. The video playback buffer 204 and output processing device 206 provide for video playback through the display device that has substantially undetectable changes in video display to a viewer.
- FIG. 3 is a block diagram depicting one example of a computing device 106 in more detail that can be used to implement one preferred embodiment of a video stream adaptive frame rate system.
- the computing device 106 comprises a video playback device.
- the video playback device 106 includes adaptive frame rate algorithm logic 302 that can be implemented in software (e.g., programming stored on a medium, firmware, etc.), hardware, or a combination thereof.
- the adaptive frame rate algorithm logic 302 is implemented in software as an executable program, and is executed by a special or general purpose digital computer, such as a personal computer (PC; IBM-compatible, Apple-compatible, or otherwise), workstation, minicomputer, or mainframe computer.
- the video playback device 106 includes, inter alia, a processor 304 and memory 306 .
- Input and/or output (I/O) devices 308 can be communicatively coupled to a local interface 310 .
- the local interface 310 can be, for example but not limited to, one or more buses or other wired or wireless connections, as is known in the art.
- the local interface 310 may have additional elements, which are omitted for simplicity, such as controllers, buffers (caches), drivers, repeaters, and receivers, to enable communications. Further, the local interface 310 may include address, control, and/or data connections to enable appropriate communications among the aforementioned components.
- the processor 304 is preferably a hardware device for executing software, particularly that stored in memory 306 .
- the processor device 304 can preferably be any custom made or commercially available processor, a central processing unit (CPU), an auxiliary processor among several processors, a semiconductor based microprocessor (in the form of a microchip or chip set), a macroprocessor, or generally any device for executing software instructions.
- the memory 306 can include any one or combination of volatile memory elements (e.g., random access memory (RAM, such as DRAM, SRAM, SDRAM, etc.)) and nonvolatile memory elements (e.g., ROM, hard drive, tape, CDROM, etc.). Moreover, the memory 306 may incorporate electronic, magnetic, optical, and/or other types of storage media. Note that the memory 306 can have a distributed architecture, where various components are situated remote from one another, but can be accessed by the processor 304 .
- volatile memory elements e.g., random access memory (RAM, such as DRAM, SRAM, SDRAM, etc.
- nonvolatile memory elements e.g., ROM, hard drive, tape, CDROM, etc.
- the memory 306 may incorporate electronic, magnetic, optical, and/or other types of storage media. Note that the memory 306 can have a distributed architecture, where various components are situated remote from one another, but can be accessed by the processor 304 .
- the software and/or firmware in memory 306 may include one or more separate programs, each of which comprises an ordered listing of executable instructions for implementing logical functions.
- the software in the memory 306 includes the adaptive frame rate algorithm logic 302 and a suitable operating system (O/S) 312 .
- the operating system 312 essentially controls the execution of other computer programs, such as logic 302 and a video card 314 , and provides scheduling, input-output control, file and data management, memory management, and communication control and related services.
- the logic 302 includes the video playback buffer 204 , a frame rate summation device (herein after referred to as a frame rate summer) 318 , a frame rate adjust device (herein after referred to as a frame rate adjuster) 320 , and a clock 315 .
- the video playback buffer 204 , frame rate summer 318 , and frame rate adjuster 320 encompass a frame rate adjust algorithm.
- the output from the buffer 204 goes to the video card 314 .
- the logic 302 is configured to drive the reading rate of the buffer 204 to release samples faster or slower such that a target fill level range is maintained.
- the video playback buffer 204 is sized based on target sample rates and delay. For example, the video playback buffer 204 can be configured to allocate 100 samples. Thus, if a target range is about 50 samples, when the video playback buffer 204 has received and stored 50 samples from the network 104 , an video card 314 begins to read samples beginning at a designated address in the video playback buffer 204 . In a perfect environment, samples in the buffer, beginning at the 51 st sample, continue to be placed in the video playback buffer 204 as they are received from the network 104 . The video card 314 continues to read samples at the desired frame rate and the samples are played at the speaker 108 or alternatively at a playback device in the video card 314 .
- the network 104 may begin to send samples to the video playback buffer 204 that are above or below the target sample range or goal level.
- the logic 302 adjusts the playback frame rate with a goal of maintaining a target level fill range of samples in the buffer 204 .
- a play frame rate such as 5 frames per second is established for the playback destination device 106 for an ‘n’ sample playback buffer 204 target range.
- the playback frame rate is not adjusted by the frame rate adjuster 320 . If the playback buffer 204 is not within the target buffer range, the playback frame rate is adjusted by the frame rate adjuster 320 .
- the frame rate adjuster 320 is preferably configured to determine an offset frame rate.
- the offset frame rate is used to increase or decrease the rate of samples read from the playback buffer 204 to return the playback buffer 204 to preferred target range.
- the offset frame rate is sent to the frame rate summer 318 and added to the encoded frame rate to become the play frame rate for reading samples from the playback buffer 204 .
- the encoded frame rate for the frame rate summer 318 typically comes from the transmitted data being received from the network 104 .
- the playback frame rate is adjusted based on the target fill level range of playback buffer 204 . As the fill level of the playback buffer 204 increases, the playback frame rate is increased to release more samples from the playback buffer 204 to bring the playback buffer 204 down to the target range. When the playback buffer level decreased, the playback frame rate is decreased to bring the playback buffer up to target range.
- the logic 302 attempts to keep ‘n’ number of milliseconds video samples in the video playback buffer by varying the playback frame rate. The logic 302 ultimately locks on to the source capture frame rate. The maximum playback frame rate deviation can be limited to prevent perceptible distortion in the video display.
- the adaptive frame rate algorithm logic 302 is preferably a source program, executable program (object code), script, or any other entity comprising a set of instructions to be performed.
- logic 302 When logic 302 is implemented as a source program, then the program needs to be translated via a compiler, assembler, interpreter, or the like, which may or may not be included within the memory 306 , so as to operate properly in connection with the O/S 312 .
- logic 302 can be written as (a) an object oriented programming language, which has classes of data and methods, or (b) a procedure programming language, which has routines, subroutines, and/or functions, for example but not limited to, C, C++, Pascal, Basic, Fortran, Cobol, Perl, Java, and Ada.
- the I/O devices 308 may preferably include input devices, for example but not limited to, a keyboard, mouse, scanner, microphone, etc. Furthermore, the I/O devices 308 may also include output devices, for example but not limited to, a printer, display, etc. Finally, the I/O devices 308 may further include devices that communicate both inputs and outputs to the network 104 and display device 108 , for instance but not limited to, a modulator/demodulator (modem; for accessing another device, system, or network), a radio frequency (RF) or other transceiver, a telephonic interface, a bridge, a router, etc.
- modem for accessing another device, system, or network
- RF radio frequency
- the logic 302 could preferably be stored on any computer-readable medium for use by or in connection with any computer-related system or method.
- the logic 302 can be embodied in any computer-readable medium for use by or in connection with an instruction execution system, apparatus, or device, such as a computer-based system, processor-containing system, or other system that can fetch the instructions from the instruction execution system, apparatus, or device and execute the instructions.
- a “computer-readable medium” can be any means that can store, communicate, or transport the program for use by or in connection with the instruction execution system, apparatus, or device.
- the computer-readable medium can be, for example but not limited to, an electronic, magnetic, optical, electromagnetic, infrared, or semiconductor system, apparatus, device, or storage medium. More specific examples (a nonexhaustive list) of the computer-readable medium would include the following: a portable computer diskette (magnetic), a random access memory (RAM) (electronic), a read-only memory (ROM) (electronic), an erasable programmable read-only memory (EPROM, EEPROM, or Flash memory) (electronic), and a portable compact disc read-only memory (CDROM) (optical).
- a portable computer diskette magnetic
- RAM random access memory
- ROM read-only memory
- EPROM erasable programmable read-only memory
- CDROM portable compact disc read-only memory
- the logic 302 can be implemented with any or a combination of the following technologies, which are all well known in the art: a discrete logic circuit(s) having logic gates for implementing logic functions upon data signals, an application specific integrated circuit (ASIC) having appropriate combinational logic gates, a programmable gate array(s) (PGA), a field programmable gate array (FPGA), etc.
- ASIC application specific integrated circuit
- PGA programmable gate array
- FPGA field programmable gate array
- a video capture sample clock 316 of the video capture device 102 and video playback sample clock 315 of the video playback device 106 are effectively synchronized to provide continuous uninterrupted video.
- the video playback buffer 204 level is monitored and used to dynamically adjust the video playback frame rate.
- the playback frame rate is constantly adjusted utilizing logic 302 to maintain the preferred number of samples in the video playback buffer 204 , and thus lock on the frame rate of the remote video capture source 102 .
- minor delays in the network can be compensated. Thus, video interruptions are minimized or prevented.
- the enhanced stability allows for smaller video capture buffers 201 so transmission buffering delays are minimized.
- FIG. 4A is an illustrative example of a buffer 204 of a video stream adaptive frame rate system.
- the buffer 204 is configured as a contiguous area of memory.
- a read pointer of the video card 314 begins reading video samples from the buffer 204 at memory address location 20 . Once video samples have been read from a location in memory of the buffer 204 , that space becomes an available space to be written into. In an example, the video card 314 continues to read video samples up to location 60 . Once video samples are read from the buffer 204 , the samples can be played by the video card 314 or alternatively by playback device 108 .
- the write pointer at location 60 is set by logic 302 .
- the write pointer preferably represents the next location to be filled with video samples.
- the last read location is subtracted from the last write location (adjusting for when roll-over occurs with the last write location) to determine how high or low the buffer 204 level is, and that level is compared to the target fill level range to determine the amount of frame rate offset needed.
- the play frame rate i.e., how fast the video card 314 is reading through the buffer 204 is adjusted by logic 302 to maintain video samples in the buffer 204 within target fill level range.
- FIG. 4B is an illustrative example of a graphical illustration 402 of a target fill level of the buffer 204 of a video stream adaptive frame rate system.
- the buffer 204 when the buffer 204 has received between 40-60% of samples from the network 108 , the buffer 204 is considered at a target goal level. As long as the number of samples in the buffer 204 are at goal, the frame rate of samples leaving the buffer 204 will not be adjusted, i.e., frame rate offset is zero. As the buffer 204 levels deviate from the target range, the frame rate is adjusted such that the buffer level returns to the target range. As long as the buffer fill is within a specified percentage of the target range, the frame rate is not adjusted.
- the frame rate is adjusted in a graduated manner.
- the frame rate offset is about +2% to increase the rate of samples taken out of the buffer 204 to bring the buffer level down to target range.
- the frame rate offset is about ⁇ 2% to decrease the rate of samples taken out of the buffer 204 to bring the buffer level up to target range.
- the frame rate offset can be increased or decreased in increments.
- the frame rate can be adjusted as desired however, adjustments should be made such that a user does not notice a perceptible degradation in video display.
- the frame rate deviates about ⁇ 8%
- the buffer level is close to zero, and thus video is paused or lost.
- the frame rate deviates about +8% range the buffer level is close to 100% and thus video play is skipped.
- FIG. 4C is a graphic representation 404 of adjusting the buffer fill levels of the buffer of FIG. 4B .
- the graph 404 represents the changes in number of samples in the buffer over time that correspond to the adjustments made to the rate of playback of samples out of the playback buffer 204 .
- the time is represented in milliseconds.
- a frame rate offset is zero for a buffer level of 40-60%.
- the buffer levels rise and fall. This is due in part to the rate that the samples are sent over the network 104 from the video capture buffer 201 .
- the system 200 does not attempt to adjust the rate of sending of the video from the video capture buffer 201 but instead, adjusts the rate of playback from the playback buffer 204 such that a user does not notice a change in video quality.
- FIG. 5 is a flow chart depicting general functionality (or method), in accordance with one preferred embodiment, of an implementation of a video stream adaptive frame rate system.
- the process begins at 502 .
- a video source is received.
- the video source is converted to video data and sent to a playback destination device.
- an amount of video data in a buffer of the playback destination device is adjusted as necessary. In an example, adjustments to the amount of video data in the buffer are necessitated because the amount of video data in the buffer deviates from a target buffer level range.
- the adjustment include releasing the samples at a faster rate when the buffer is greater than the target fill level and releasing the samples at a slower rate when the buffer is less than the target buffer level range.
- the released video samples are played by display device, such as a display device, among others. The process ends at 510 .
- FIGS. 6A and 6B are flow charts depicting more specific functionality (or methods) in accordance with one preferred embodiment, of an implementation of a video stream adaptive frame rate system.
- the process begins at 602 .
- a video source is captured.
- the video source is at a designated frame rate, such as 5 frames per second, and is captured by a video source computer.
- the captured video fills a buffer.
- the captured video fills a buffer at the video source device.
- the packetized sample is sent over a network.
- the packetized samples are received at a destination device at 612 .
- the destination device is a video playback device.
- the samples are loaded into a playback buffer.
- the playback buffer resides at the video playback device.
- a determination is made as to whether the playback buffer is at a target fill level range. If yes, at 618 , the video samples are played at display device, such as a display device.
- a determination is made as to whether there are more video samples remaining in the buffer. If no, the process ends at 620 . If yes, the process continues at 616 .
- a correction is performed to bring the buffer level up.
- a correction encompasses playing the video at a slower rate such that over time, fewer samples are released from the buffer and the buffer level is increased.
- the video samples are displayed at 618 .
- a determination is made as to whether there are more video samples remaining in the buffer. If no, the process ends at 620 . If yes, the process continues at 616 of FIG. 6A .
- the present invention provides for a playback device that can play video without encoded clocking information.
- the invention also provides for a playback frame rate that is constantly synchronized with a source frame rate.
- the invention provides for playback delays that can be short and consistent without video breakup.
- This invention provides for an adaptive algorithm to vary the playback frame rate and maintain a particular buffer level to lock on a remote video capture frame rate. With this invention, no frame rate encoding information need be sent.
Abstract
Description
- This application is a continuation of co-pending U.S. application Ser. No. 10/364,562 entitled “Video Stream Adaptive Frame Rate Scheme” filed Feb. 10, 2003, which is expressly incorporated in its entirety herein by reference.
- The present invention is generally related to communications and, more particularly, is related to video communications.
- When streaming video capture and playback video sample clocks are not synchronized, playback buffers are often slowly starved or flooded with video data. This can cause the video playback to break up.
- One current approach is to wait until the playback buffer has become empty or overflowed. Once this has happened, the playback is stopped and restarted at the optimal buffer level. This results in video breaking up. The Motion Picture Experts Group (MPEG) utilizes systems that encode clocking information in the stream to synchronize capture and playback clocks. However, delays may still result in erratic playback.
- Thus, a heretofore-unaddressed need exists for a solution that addresses the aforementioned deficiencies and inadequacies.
- The preferred embodiments of the present invention provide systems and methods for providing a video stream adaptive frame rate system.
- Briefly described, in architecture, one preferred embodiment of one system, among others, can be implemented as follows. A video stream adaptive frame rate system comprises a video capture device for sending video samples captured from a video source and a video playback device for receiving video samples from the video capture device. The video capture device includes a playback buffer and is configured to adjust a playback of the video samples from the buffer when the buffer is not within a designated target range.
- The preferred embodiment of the present invention can also be viewed as providing methods for providing a video stream adaptive frame rate system. In this regard, one embodiment of such a method, among others, can be broadly summarized by the following steps: receiving a video source at a playback buffer; and adjusting a buffer level of the playback buffer when the buffer level is not within a designated target range.
- Other systems, methods, features, and advantages of the present invention will be or become apparent to one with skill in the art upon examination of the following drawings and detailed description. It is intended that all such additional systems, methods, features, and advantages be included within this description, and be within the scope of the present invention.
- Many aspects of the invention can be better understood with reference to the following drawings. The components in the drawings are not necessarily to scale, emphasis instead being placed upon clearly illustrating the principles of the present invention. Moreover, in the drawings, like reference numerals designate corresponding parts throughout the several views.
-
FIG. 1 is a block diagram depicting a system in which a video stream adaptive frame rate system may be implemented. -
FIG. 2 is a block diagram depicting an embodiment of a system in which a video stream adaptive frame rate system may be implemented. -
FIG. 3 is a block diagram depicting one example of a computing device in more detail that can be used to implement one preferred embodiment of a video stream adaptive frame rate system. -
FIG. 4A is an illustrative example of a buffer of a video stream adaptive frame rate system. -
FIG. 4B is an illustrative example of a graphical illustration of a target fill ranges of a buffer of a video stream adaptive frame rate system. -
FIG. 4C is a graphic representation of adjusting the buffer fill levels of the buffer ofFIG. 4B . -
FIG. 5 is a flow chart depicting general functionality, in accordance with one preferred embodiment, of an implementation of a video stream adaptive frame rate system. -
FIGS. 6A and 6B are flow charts depicting more specific functionality, in accordance with one preferred embodiment, of an implementation of a video stream adaptive frame rate system. - Disclosed herein are systems and methods for providing a video stream adaptive frame rate system. To facilitate description of the inventive systems, an example system that can be used to implement the systems and methods for providing a video stream adaptive frame rate system is discussed with reference to the figures. Although this system is described in detail, it will be appreciated that this system is provided for purposes of illustration only and that various modifications are feasible without departing from the inventive concept.
- For example, while several embodiments are described in connection with these drawings, there is no intent to limit the invention to the embodiment or embodiments disclosed herein. On the contrary, the intent is to cover all alternatives, modifications, and equivalents. Additionally, while the following description and accompanying drawing specifically describes video stream adaptive frequencies, it will be clear to one of ordinary skill in the art that the systems and methods presented herein may be extended to other video streaming applications such as voice-over Internet protocol (VoIP), video conferences, etc. After the example system has been described, an example of the operation of the system will be provided to explain the manner in which the system can be used to provide a video stream adaptive frame rate system.
- Referring now in more detail to the drawings, in which like numerals indicate corresponding parts throughout the several views,
FIG. 1 is a block diagram depicting asystem 100 in which a video stream adaptive frame rate system may be implemented. Thesystem 100 includes avideo source device 102, anetwork 104,playback destination device 106 and adisplay device 108. Some embodiments includespeaker 108 as part of theplayback destination device 106. In an example, thevideo source device 102 captures a video source at certain number of frames per second, for instance 5 frames per second, utilizing any known video capture methods such as sampling, encoding, compression, or MPEG, among others. The number of frames captured at thevideo source device 102 may not be exact and may deviate a few percentages above or below the desired frame rate per second. Thevideo source device 102 includes a buffer (not shown) that fills as the video source is captured. In an example, the buffer is included on an adapter card in thevideo source device 102, such as a personal computer that begins to fill when writing to the buffer. The buffer continues to fill with the video source data, sends the video data to the network and begins filling again. Thus, the buffer fills in a continuous circular process. - The
network 104 may be any type of communications network employing any network topology, transmission medium, or network protocol. For example, such a network may be any public or private packet-switched or other data network, including the Internet, circuit-switched network, such as a public switch telecommunications network (PSTN), wireless network, or any other desired communications infrastructure and/or combination of infrastructure. - The
playback destination device 106 can be a computer. The playback destination device receives the video data from thenetwork 104 and places the video into a playback buffer (not shown). In an example, the playback buffer starts filling with video data in memory and continues to fill until the buffer reaches a certain point of fullness, at which time the playback buffer plays the video out on thedisplay device 108. -
FIG. 2 is a block diagram depicting an embodiment of asystem 200 in which a video stream adaptive frame rate system may be implemented. Thesystem 200 includesvideo capture device 102, with a processing device for providing packetized samples, anetwork 104, avideo playback device 106 anddisplay device 108. Output from a video source that provides video frames per second is captured in abuffer 201 of thevideo capture device 102. A video source may be provided by a video camera, a VCR, a DVD player, among others. Thepacketized samples 202 are sent over thenetwork 104 to thevideo playback device 106. Compression and encoding may also be used before transmission in some embodiments. - In a preferred embodiment, the
video playback device 106 is a computer that includes, inter alia, avideo playback buffer 204 andoutput processing 206. Preferably, thevideo playback buffer 204 is included in memory in thevideo playback device 106. Of course, other system memory may also be used for thevideo playback buffer 204.Packetized samples 202 from thenetwork 104 are received at thevideo playback buffer 204. In an example,output processing 206 provides for adjusting the play rate of thesamples 205 from thevideo playback buffer 204 to theplayback hardware 108. - In operation, the
video playback buffer 204 is configured such that a buffer fill level can be established, and the buffer fill level can be adjusted to ensure thebuffer 204 is not too full or too low. If thebuffer 204 becomes too full, i.e., the amount of video data is above a threshold, more samples are released out of thebuffer 204 at a faster rate. If thebuffer 204 becomes too low, samples are released from thebuffer 204 at a slower rate. In addition, the adjustments of the buffer 204 (i.e., release rate changes) are determined by how far the buffer fill level is off a preferred fill level range. Thevideo capture buffer 201 threshold levels are not adjusted, but the video playback buffer fill level range is effectively adjusted. Thevideo playback buffer 204 andoutput processing device 206 provide for video playback through the display device that has substantially undetectable changes in video display to a viewer. -
FIG. 3 is a block diagram depicting one example of acomputing device 106 in more detail that can be used to implement one preferred embodiment of a video stream adaptive frame rate system. In a preferred embodiment, thecomputing device 106 comprises a video playback device. Thevideo playback device 106 includes adaptive framerate algorithm logic 302 that can be implemented in software (e.g., programming stored on a medium, firmware, etc.), hardware, or a combination thereof. In the preferred embodiments, the adaptive framerate algorithm logic 302 is implemented in software as an executable program, and is executed by a special or general purpose digital computer, such as a personal computer (PC; IBM-compatible, Apple-compatible, or otherwise), workstation, minicomputer, or mainframe computer. - Generally, in terms of hardware architecture, the
video playback device 106 includes, inter alia, aprocessor 304 andmemory 306. Input and/or output (I/O) devices 308 (or peripherals) can be communicatively coupled to alocal interface 310. Thelocal interface 310 can be, for example but not limited to, one or more buses or other wired or wireless connections, as is known in the art. Thelocal interface 310 may have additional elements, which are omitted for simplicity, such as controllers, buffers (caches), drivers, repeaters, and receivers, to enable communications. Further, thelocal interface 310 may include address, control, and/or data connections to enable appropriate communications among the aforementioned components. - The
processor 304 is preferably a hardware device for executing software, particularly that stored inmemory 306. Theprocessor device 304 can preferably be any custom made or commercially available processor, a central processing unit (CPU), an auxiliary processor among several processors, a semiconductor based microprocessor (in the form of a microchip or chip set), a macroprocessor, or generally any device for executing software instructions. - The
memory 306 can include any one or combination of volatile memory elements (e.g., random access memory (RAM, such as DRAM, SRAM, SDRAM, etc.)) and nonvolatile memory elements (e.g., ROM, hard drive, tape, CDROM, etc.). Moreover, thememory 306 may incorporate electronic, magnetic, optical, and/or other types of storage media. Note that thememory 306 can have a distributed architecture, where various components are situated remote from one another, but can be accessed by theprocessor 304. - The software and/or firmware in
memory 306 may include one or more separate programs, each of which comprises an ordered listing of executable instructions for implementing logical functions. In the example ofFIG. 3 , the software in thememory 306 includes the adaptive framerate algorithm logic 302 and a suitable operating system (O/S) 312. The operating system 312 essentially controls the execution of other computer programs, such aslogic 302 and avideo card 314, and provides scheduling, input-output control, file and data management, memory management, and communication control and related services. In a preferred embodiment, thelogic 302 includes thevideo playback buffer 204, a frame rate summation device (herein after referred to as a frame rate summer) 318, a frame rate adjust device (herein after referred to as a frame rate adjuster) 320, and aclock 315. In a preferred embodiment, thevideo playback buffer 204,frame rate summer 318, andframe rate adjuster 320 encompass a frame rate adjust algorithm. Preferably, the output from thebuffer 204 goes to thevideo card 314. - In an example, the
logic 302 is configured to drive the reading rate of thebuffer 204 to release samples faster or slower such that a target fill level range is maintained. Thevideo playback buffer 204 is sized based on target sample rates and delay. For example, thevideo playback buffer 204 can be configured to allocate 100 samples. Thus, if a target range is about 50 samples, when thevideo playback buffer 204 has received and stored 50 samples from thenetwork 104, anvideo card 314 begins to read samples beginning at a designated address in thevideo playback buffer 204. In a perfect environment, samples in the buffer, beginning at the 51st sample, continue to be placed in thevideo playback buffer 204 as they are received from thenetwork 104. Thevideo card 314 continues to read samples at the desired frame rate and the samples are played at thespeaker 108 or alternatively at a playback device in thevideo card 314. - In a typical environment, the
network 104 may begin to send samples to thevideo playback buffer 204 that are above or below the target sample range or goal level. In this situation, thelogic 302 adjusts the playback frame rate with a goal of maintaining a target level fill range of samples in thebuffer 204. In an example, a play frame rate such as 5 frames per second is established for theplayback destination device 106 for an ‘n’sample playback buffer 204 target range. When theplayback buffer 204 is within the preferred target buffer range, the playback frame rate is not adjusted by theframe rate adjuster 320. If theplayback buffer 204 is not within the target buffer range, the playback frame rate is adjusted by theframe rate adjuster 320. Theframe rate adjuster 320 is preferably configured to determine an offset frame rate. The offset frame rate is used to increase or decrease the rate of samples read from theplayback buffer 204 to return theplayback buffer 204 to preferred target range. The offset frame rate is sent to theframe rate summer 318 and added to the encoded frame rate to become the play frame rate for reading samples from theplayback buffer 204. Preferably, the encoded frame rate for theframe rate summer 318 typically comes from the transmitted data being received from thenetwork 104. - The playback frame rate is adjusted based on the target fill level range of
playback buffer 204. As the fill level of theplayback buffer 204 increases, the playback frame rate is increased to release more samples from theplayback buffer 204 to bring theplayback buffer 204 down to the target range. When the playback buffer level decreased, the playback frame rate is decreased to bring the playback buffer up to target range. Thelogic 302 attempts to keep ‘n’ number of milliseconds video samples in the video playback buffer by varying the playback frame rate. Thelogic 302 ultimately locks on to the source capture frame rate. The maximum playback frame rate deviation can be limited to prevent perceptible distortion in the video display. - The adaptive frame
rate algorithm logic 302 is preferably a source program, executable program (object code), script, or any other entity comprising a set of instructions to be performed. Whenlogic 302 is implemented as a source program, then the program needs to be translated via a compiler, assembler, interpreter, or the like, which may or may not be included within thememory 306, so as to operate properly in connection with the O/S 312. Furthermore,logic 302 can be written as (a) an object oriented programming language, which has classes of data and methods, or (b) a procedure programming language, which has routines, subroutines, and/or functions, for example but not limited to, C, C++, Pascal, Basic, Fortran, Cobol, Perl, Java, and Ada. - The I/
O devices 308 may preferably include input devices, for example but not limited to, a keyboard, mouse, scanner, microphone, etc. Furthermore, the I/O devices 308 may also include output devices, for example but not limited to, a printer, display, etc. Finally, the I/O devices 308 may further include devices that communicate both inputs and outputs to thenetwork 104 anddisplay device 108, for instance but not limited to, a modulator/demodulator (modem; for accessing another device, system, or network), a radio frequency (RF) or other transceiver, a telephonic interface, a bridge, a router, etc. - When the
logic 302 is implemented in software, it should be noted that thelogic 302 could preferably be stored on any computer-readable medium for use by or in connection with any computer-related system or method. Thelogic 302 can be embodied in any computer-readable medium for use by or in connection with an instruction execution system, apparatus, or device, such as a computer-based system, processor-containing system, or other system that can fetch the instructions from the instruction execution system, apparatus, or device and execute the instructions. In the context of this document, a “computer-readable medium” can be any means that can store, communicate, or transport the program for use by or in connection with the instruction execution system, apparatus, or device. The computer-readable medium can be, for example but not limited to, an electronic, magnetic, optical, electromagnetic, infrared, or semiconductor system, apparatus, device, or storage medium. More specific examples (a nonexhaustive list) of the computer-readable medium would include the following: a portable computer diskette (magnetic), a random access memory (RAM) (electronic), a read-only memory (ROM) (electronic), an erasable programmable read-only memory (EPROM, EEPROM, or Flash memory) (electronic), and a portable compact disc read-only memory (CDROM) (optical). If implemented in hardware, as in an alternative embodiment, thelogic 302 can be implemented with any or a combination of the following technologies, which are all well known in the art: a discrete logic circuit(s) having logic gates for implementing logic functions upon data signals, an application specific integrated circuit (ASIC) having appropriate combinational logic gates, a programmable gate array(s) (PGA), a field programmable gate array (FPGA), etc. - In operation, a video
capture sample clock 316 of thevideo capture device 102 and videoplayback sample clock 315 of thevideo playback device 106 are effectively synchronized to provide continuous uninterrupted video. Thevideo playback buffer 204 level is monitored and used to dynamically adjust the video playback frame rate. The playback frame rate is constantly adjusted utilizinglogic 302 to maintain the preferred number of samples in thevideo playback buffer 204, and thus lock on the frame rate of the remotevideo capture source 102. In addition to stabilizing a video stream by matching it to a particular source capture frame rate, minor delays in the network can be compensated. Thus, video interruptions are minimized or prevented. The enhanced stability allows for smaller video capture buffers 201 so transmission buffering delays are minimized. -
FIG. 4A is an illustrative example of abuffer 204 of a video stream adaptive frame rate system. In a preferred embodiment, thebuffer 204 is configured as a contiguous area of memory. In an example, a read pointer of thevideo card 314 begins reading video samples from thebuffer 204 atmemory address location 20. Once video samples have been read from a location in memory of thebuffer 204, that space becomes an available space to be written into. In an example, thevideo card 314 continues to read video samples up tolocation 60. Once video samples are read from thebuffer 204, the samples can be played by thevideo card 314 or alternatively byplayback device 108. The write pointer atlocation 60 is set bylogic 302. The write pointer preferably represents the next location to be filled with video samples. In an example with a rolling buffer of continuously addressed memory, the last read location is subtracted from the last write location (adjusting for when roll-over occurs with the last write location) to determine how high or low thebuffer 204 level is, and that level is compared to the target fill level range to determine the amount of frame rate offset needed. The play frame rate, i.e., how fast thevideo card 314 is reading through thebuffer 204 is adjusted bylogic 302 to maintain video samples in thebuffer 204 within target fill level range. -
FIG. 4B is an illustrative example of agraphical illustration 402 of a target fill level of thebuffer 204 of a video stream adaptive frame rate system. In an example, when thebuffer 204 has received between 40-60% of samples from thenetwork 108, thebuffer 204 is considered at a target goal level. As long as the number of samples in thebuffer 204 are at goal, the frame rate of samples leaving thebuffer 204 will not be adjusted, i.e., frame rate offset is zero. As thebuffer 204 levels deviate from the target range, the frame rate is adjusted such that the buffer level returns to the target range. As long as the buffer fill is within a specified percentage of the target range, the frame rate is not adjusted. For example, if at around 5 frames per second, the samples in thebuffer 204 are 40-60%, which is acceptable and the buffer fill level is not adjusted. In a preferred embodiment, the frame rate is adjusted in a graduated manner. In an example, at buffer levels of 60-70%, the frame rate offset is about +2% to increase the rate of samples taken out of thebuffer 204 to bring the buffer level down to target range. In an example, buffer levels of 30-40%, the frame rate offset is about −2% to decrease the rate of samples taken out of thebuffer 204 to bring the buffer level up to target range. - The frame rate offset can be increased or decreased in increments. The frame rate can be adjusted as desired however, adjustments should be made such that a user does not notice a perceptible degradation in video display. In an example, when the frame rate deviates about −8%, the buffer level is close to zero, and thus video is paused or lost. In an example, when the frame rate deviates about +8% range the buffer level is close to 100% and thus video play is skipped.
-
FIG. 4C is agraphic representation 404 of adjusting the buffer fill levels of the buffer ofFIG. 4B . Thegraph 404 represents the changes in number of samples in the buffer over time that correspond to the adjustments made to the rate of playback of samples out of theplayback buffer 204. The time is represented in milliseconds. In an example, a frame rate offset is zero for a buffer level of 40-60%. Over time as samples are received in thebuffer 204 from thenetwork 104, the buffer levels rise and fall. This is due in part to the rate that the samples are sent over thenetwork 104 from thevideo capture buffer 201. In an example, thesystem 200 does not attempt to adjust the rate of sending of the video from thevideo capture buffer 201 but instead, adjusts the rate of playback from theplayback buffer 204 such that a user does not notice a change in video quality. -
FIG. 5 is a flow chart depicting general functionality (or method), in accordance with one preferred embodiment, of an implementation of a video stream adaptive frame rate system. The process begins at 502. At 504, a video source is received. Preferably the video source is converted to video data and sent to a playback destination device. At 506, an amount of video data in a buffer of the playback destination device is adjusted as necessary. In an example, adjustments to the amount of video data in the buffer are necessitated because the amount of video data in the buffer deviates from a target buffer level range. In a preferred embodiment, the adjustment include releasing the samples at a faster rate when the buffer is greater than the target fill level and releasing the samples at a slower rate when the buffer is less than the target buffer level range. At 508, the released video samples are played by display device, such as a display device, among others. The process ends at 510. -
FIGS. 6A and 6B are flow charts depicting more specific functionality (or methods) in accordance with one preferred embodiment, of an implementation of a video stream adaptive frame rate system. Referring toFIG. 6A , the process begins at 602. At 604, a video source is captured. In an example, the video source is at a designated frame rate, such as 5 frames per second, and is captured by a video source computer. At 606, the captured video fills a buffer. In a preferred embodiment, the captured video fills a buffer at the video source device. At 610, the packetized sample is sent over a network. The packetized samples are received at a destination device at 612. In a preferred embodiment, the destination device is a video playback device. - At 614, the samples are loaded into a playback buffer. In a preferred embodiment, the playback buffer resides at the video playback device. At 616, a determination is made as to whether the playback buffer is at a target fill level range. If yes, at 618, the video samples are played at display device, such as a display device. At 619, a determination is made as to whether there are more video samples remaining in the buffer. If no, the process ends at 620. If yes, the process continues at 616.
- Referring to
FIG. 6B , at 622, a determination is made as to whether the playback buffer level range is too high. If yes, at 624, a correction is performed to bring down the target buffer level range. In an example, a correction encompasses playing the video at a faster rate such that over time, more samples are released from the buffer and the buffer level is reduced. Once the buffer level is at or near the target level range, the video samples are played at 618. At 619, a determination is made as to whether there are more video samples remaining in the buffer. If no, the process ends at 620. If yes, the process continues at 616 ofFIG. 6A . - If the playback buffer level range is not too high, i.e., the level is too low, at 626, a correction is performed to bring the buffer level up. In an example, a correction encompasses playing the video at a slower rate such that over time, fewer samples are released from the buffer and the buffer level is increased. Once the buffer level is at or near the target level range, the video samples are displayed at 618. At 619, a determination is made as to whether there are more video samples remaining in the buffer. If no, the process ends at 620. If yes, the process continues at 616 of
FIG. 6A . - Any process descriptions or blocks in flow charts should be understood as representing modules, segments, or portions of code which include one or more executable instructions for implementing specific logical functions or steps in the process, and alternate implementations are included within the scope of the preferred embodiment of the present invention in which functions may be executed out of order from that shown or discussed, including substantially concurrently or in reverse order, depending on the functionality involved, as would be understood by those reasonably skilled in the art of the present invention.
- The present invention provides for a playback device that can play video without encoded clocking information. The invention also provides for a playback frame rate that is constantly synchronized with a source frame rate. In addition, the invention provides for playback delays that can be short and consistent without video breakup.
- This invention provides for an adaptive algorithm to vary the playback frame rate and maintain a particular buffer level to lock on a remote video capture frame rate. With this invention, no frame rate encoding information need be sent.
- It should be emphasized that the above-described embodiments of the present invention, particularly, any “preferred” embodiments, are merely possible examples of implementations, merely set forth for a clear understanding of the principles of the invention. Many variations and modifications may be made to the above-described embodiment(s) of the invention without departing substantially from the spirit and principles of the invention. All such modifications and variations are intended to be included herein within the scope of this disclosure and the present invention and protected by the following claims.
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/604,677 US20100040347A1 (en) | 2003-02-10 | 2009-10-23 | Video Stream Adaptive Frame Rate Scheme |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/364,562 US7630612B2 (en) | 2003-02-10 | 2003-02-10 | Video stream adaptive frame rate scheme |
US12/604,677 US20100040347A1 (en) | 2003-02-10 | 2009-10-23 | Video Stream Adaptive Frame Rate Scheme |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/364,562 Continuation US7630612B2 (en) | 2003-02-10 | 2003-02-10 | Video stream adaptive frame rate scheme |
Publications (1)
Publication Number | Publication Date |
---|---|
US20100040347A1 true US20100040347A1 (en) | 2010-02-18 |
Family
ID=32824456
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/364,562 Expired - Fee Related US7630612B2 (en) | 2003-02-10 | 2003-02-10 | Video stream adaptive frame rate scheme |
US12/604,677 Abandoned US20100040347A1 (en) | 2003-02-10 | 2009-10-23 | Video Stream Adaptive Frame Rate Scheme |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/364,562 Expired - Fee Related US7630612B2 (en) | 2003-02-10 | 2003-02-10 | Video stream adaptive frame rate scheme |
Country Status (1)
Country | Link |
---|---|
US (2) | US7630612B2 (en) |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050259947A1 (en) * | 2004-05-07 | 2005-11-24 | Nokia Corporation | Refined quality feedback in streaming services |
US20110116443A1 (en) * | 2009-11-13 | 2011-05-19 | Jungji Yu | Apparatus for ethernet traffic aggregation of radio links |
US8094767B1 (en) | 2005-12-12 | 2012-01-10 | Exalt Communications Inc. | Method and apparatus for timing and/or frequency synchronization in an RF receiver |
US8295304B1 (en) * | 2007-12-27 | 2012-10-23 | Exalt Communications Incorporated | Adaptive multi-service data framing |
US8428186B1 (en) | 2007-12-27 | 2013-04-23 | Exalt Communications Incorporated | Decision directed DC offset removal |
US8498401B2 (en) | 2011-07-21 | 2013-07-30 | T-Mobile Usa, Inc. | Mobile-to-mobile call determination |
US8723913B2 (en) | 2010-10-07 | 2014-05-13 | T-Mobile Usa, Inc. | Rate adaptation for video calling |
CN103795973A (en) * | 2012-10-30 | 2014-05-14 | 德州仪器公司 | Jitter cancellation for audio/video synchronization in a non-real time operating system |
US20150098020A1 (en) * | 2013-10-07 | 2015-04-09 | Nvidia Corporation | Method and system for buffer level based frame rate recovery |
US9118801B2 (en) | 2011-10-24 | 2015-08-25 | T-Mobile Usa, Inc. | Optimizing video-call quality of service |
CN105430475A (en) * | 2015-11-04 | 2016-03-23 | 北京奇虎科技有限公司 | Buffering method and device of video data |
US20170171284A1 (en) * | 2015-12-14 | 2017-06-15 | Samsung Electronics Co., Ltd. | Device and method for streaming service |
Families Citing this family (36)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050128220A1 (en) * | 1999-08-03 | 2005-06-16 | Marrin Christopher F. | Methods and apparatuses for adjusting a frame rate when displaying continuous time-based content |
US7630612B2 (en) * | 2003-02-10 | 2009-12-08 | At&T Intellectual Property, I, L.P. | Video stream adaptive frame rate scheme |
US20040255338A1 (en) * | 2003-06-13 | 2004-12-16 | Apple Computer, Inc. | Interface for sending synchronized audio and video data |
US8862758B1 (en) * | 2003-09-11 | 2014-10-14 | Clearone Communications Hong Kong, Limited | System and method for controlling one or more media stream characteristics |
US7839887B1 (en) * | 2003-10-16 | 2010-11-23 | Network Equipment Technologies, Inc. | Method and system for providing frame rate adaption |
SE528248C2 (en) * | 2004-12-08 | 2006-10-03 | Ericsson Telefon Ab L M | Method for compensating delays |
US8015306B2 (en) * | 2005-01-05 | 2011-09-06 | Control4 Corporation | Method and apparatus for synchronizing playback of streaming media in multiple output devices |
US7817900B2 (en) * | 2005-06-30 | 2010-10-19 | Microsoft Corporation | GPU timeline with render-ahead queue |
WO2007092163A1 (en) * | 2006-02-08 | 2007-08-16 | Thomson Licensing | Procede et appareil d'injection adaptative de donnees acheminees pour la lecture |
EP1843587A1 (en) * | 2006-04-05 | 2007-10-10 | STMicroelectronics S.r.l. | Method for the frame-rate conversion of a digital video signal and related apparatus |
US8184943B2 (en) * | 2007-01-08 | 2012-05-22 | Apple Inc. | Transport controls for a media device |
US7895629B1 (en) | 2007-11-07 | 2011-02-22 | At&T Mobility Ii Llc | Video service buffer management in a mobile rate control enabled network |
US8639830B2 (en) * | 2008-07-22 | 2014-01-28 | Control4 Corporation | System and method for streaming audio |
US8176193B2 (en) | 2009-06-17 | 2012-05-08 | Microsoft Corporation | Dynamic media asset delivery |
US20120293653A1 (en) * | 2009-08-12 | 2012-11-22 | Technological Resources Pty Ltd. | Base station |
US9338523B2 (en) * | 2009-12-21 | 2016-05-10 | Echostar Technologies L.L.C. | Audio splitting with codec-enforced frame sizes |
US8291460B1 (en) * | 2010-02-12 | 2012-10-16 | Adobe Systems Incorporated | Rate adaptation based on dynamic performance monitoring |
US8615160B2 (en) | 2010-06-18 | 2013-12-24 | Adobe Systems Incorporated | Media player instance throttling |
US20120233288A1 (en) * | 2011-02-11 | 2012-09-13 | Research In Motion Limited | Apparatus, and associated method, by which to play out media data pursuant to a media data service |
US20130167028A1 (en) * | 2011-06-01 | 2013-06-27 | Adobe Systems Incorporated | Restricting media content rendering |
EP2592842A1 (en) | 2011-11-14 | 2013-05-15 | Accenture Global Services Limited | Computer-implemented method, computer system, and computer program product for synchronizing output of media data across a plurality of devices |
US9445058B2 (en) * | 2012-05-14 | 2016-09-13 | Intuitive Surgical Operations, Inc | Method for video processing using a buffer |
US8861932B2 (en) * | 2012-05-18 | 2014-10-14 | At&T Mobility Ii Llc | Video service buffer management |
US9100698B2 (en) * | 2012-10-26 | 2015-08-04 | Motorola Solutions, Inc. | Systems and methods for sharing bandwidth across multiple video streams |
US9589533B2 (en) | 2013-02-28 | 2017-03-07 | Robert Bosch Gmbh | Mobile electronic device integration with in-vehicle information systems |
JP6275506B2 (en) * | 2014-02-21 | 2018-02-07 | ルネサスエレクトロニクス株式会社 | Content output device |
JP6477495B2 (en) * | 2014-05-28 | 2019-03-06 | ソニー株式会社 | Information processing apparatus, information processing method, and program |
US10136384B1 (en) * | 2014-10-14 | 2018-11-20 | Altera Corporation | Methods and apparatus for performing buffer fill level controlled dynamic power scaling |
US10419815B2 (en) * | 2015-09-23 | 2019-09-17 | Comcast Cable Communications, Llc | Bandwidth limited dynamic frame rate video trick play |
US20170244894A1 (en) * | 2016-02-22 | 2017-08-24 | Seastar Labs, Inc. | Method and Apparatus for Managing Latency of Remote Video Production |
CN107071529B (en) * | 2017-03-29 | 2018-10-26 | 咪咕视讯科技有限公司 | A kind of HLS video broadcasting methods, terminal and server |
WO2018193698A1 (en) * | 2017-04-18 | 2018-10-25 | ソニー株式会社 | Display control device, imaging device and display control method |
US10728180B2 (en) * | 2018-08-21 | 2020-07-28 | At&T Intellectual Property I, L.P. | Apparatus, storage medium and method for adaptive bitrate streaming adaptation of variable bitrate encodings |
EP3767962A1 (en) * | 2019-07-19 | 2021-01-20 | THEO Technologies | A media client with adaptive buffer size and the related method |
US11818187B2 (en) * | 2019-08-31 | 2023-11-14 | Sonos, Inc. | Mixed-mode synchronous playback |
US20230345075A1 (en) * | 2022-04-25 | 2023-10-26 | Avago Technologies International Sales Pte. Limited | Rebuffering reduction in adaptive bit-rate video streaming |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5561466A (en) * | 1993-06-23 | 1996-10-01 | Nec Corporation | Video and audio data multiplexing into ATM cells with no dummy cell used and ATM cell demultiplexing |
US5754273A (en) * | 1997-02-21 | 1998-05-19 | Leica Inc. | Non-contact tonometer having off-axis fluid pulse system |
US5822537A (en) * | 1994-02-24 | 1998-10-13 | At&T Corp. | Multimedia networked system detecting congestion by monitoring buffers' threshold and compensating by reducing video transmittal rate then reducing audio playback rate |
US20020013949A1 (en) * | 1999-05-26 | 2002-01-31 | Donald J. Hejna | Method and apparatus for controlling time-scale modification during multi-media broadcasts |
US6625656B2 (en) * | 1999-05-04 | 2003-09-23 | Enounce, Incorporated | Method and apparatus for continuous playback or distribution of information including audio-visual streamed multimedia |
US6665751B1 (en) * | 1999-04-17 | 2003-12-16 | International Business Machines Corporation | Streaming media player varying a play speed from an original to a maximum allowable slowdown proportionally in accordance with a buffer state |
US6704281B1 (en) * | 1999-01-15 | 2004-03-09 | Nokia Mobile Phones Ltd. | Bit-rate control in a multimedia device |
US6885987B2 (en) * | 2001-02-09 | 2005-04-26 | Fastmobile, Inc. | Method and apparatus for encoding and decoding pause information |
US7548585B2 (en) * | 2003-02-10 | 2009-06-16 | At&T Intellectual Property I, L.P. | Audio stream adaptive frequency scheme |
US7630612B2 (en) * | 2003-02-10 | 2009-12-08 | At&T Intellectual Property, I, L.P. | Video stream adaptive frame rate scheme |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
IL120612A (en) | 1997-04-06 | 1999-12-31 | Optibase Ltd | Method for compressing an audio-visual signal |
-
2003
- 2003-02-10 US US10/364,562 patent/US7630612B2/en not_active Expired - Fee Related
-
2009
- 2009-10-23 US US12/604,677 patent/US20100040347A1/en not_active Abandoned
Patent Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5561466A (en) * | 1993-06-23 | 1996-10-01 | Nec Corporation | Video and audio data multiplexing into ATM cells with no dummy cell used and ATM cell demultiplexing |
US5822537A (en) * | 1994-02-24 | 1998-10-13 | At&T Corp. | Multimedia networked system detecting congestion by monitoring buffers' threshold and compensating by reducing video transmittal rate then reducing audio playback rate |
US5754273A (en) * | 1997-02-21 | 1998-05-19 | Leica Inc. | Non-contact tonometer having off-axis fluid pulse system |
US6704281B1 (en) * | 1999-01-15 | 2004-03-09 | Nokia Mobile Phones Ltd. | Bit-rate control in a multimedia device |
US6665751B1 (en) * | 1999-04-17 | 2003-12-16 | International Business Machines Corporation | Streaming media player varying a play speed from an original to a maximum allowable slowdown proportionally in accordance with a buffer state |
US6625656B2 (en) * | 1999-05-04 | 2003-09-23 | Enounce, Incorporated | Method and apparatus for continuous playback or distribution of information including audio-visual streamed multimedia |
US20020013949A1 (en) * | 1999-05-26 | 2002-01-31 | Donald J. Hejna | Method and apparatus for controlling time-scale modification during multi-media broadcasts |
US6885987B2 (en) * | 2001-02-09 | 2005-04-26 | Fastmobile, Inc. | Method and apparatus for encoding and decoding pause information |
US7548585B2 (en) * | 2003-02-10 | 2009-06-16 | At&T Intellectual Property I, L.P. | Audio stream adaptive frequency scheme |
US7630612B2 (en) * | 2003-02-10 | 2009-12-08 | At&T Intellectual Property, I, L.P. | Video stream adaptive frame rate scheme |
Cited By (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050259947A1 (en) * | 2004-05-07 | 2005-11-24 | Nokia Corporation | Refined quality feedback in streaming services |
US8010652B2 (en) * | 2004-05-07 | 2011-08-30 | Nokia Corporation | Refined quality feedback in streaming services |
US8094767B1 (en) | 2005-12-12 | 2012-01-10 | Exalt Communications Inc. | Method and apparatus for timing and/or frequency synchronization in an RF receiver |
US8989217B2 (en) | 2007-12-27 | 2015-03-24 | Exalt Wireless, Inc. | Adaptive multi-service data framing |
US8428186B1 (en) | 2007-12-27 | 2013-04-23 | Exalt Communications Incorporated | Decision directed DC offset removal |
US9847945B2 (en) | 2007-12-27 | 2017-12-19 | Exalt Wireless, Inc. | Adaptive multi-service data framing |
US8295304B1 (en) * | 2007-12-27 | 2012-10-23 | Exalt Communications Incorporated | Adaptive multi-service data framing |
US9655004B2 (en) | 2009-11-13 | 2017-05-16 | Exalt Wireless, Inc. | Apparatus for Ethernet traffic aggregation of radio links |
US8611356B2 (en) | 2009-11-13 | 2013-12-17 | Exalt Communications Incorporated | Apparatus for ethernet traffic aggregation of radio links |
US20110116443A1 (en) * | 2009-11-13 | 2011-05-19 | Jungji Yu | Apparatus for ethernet traffic aggregation of radio links |
US8723913B2 (en) | 2010-10-07 | 2014-05-13 | T-Mobile Usa, Inc. | Rate adaptation for video calling |
US9706047B2 (en) | 2010-10-07 | 2017-07-11 | T-Mobile Usa, Inc. | Video presence sharing |
US9131103B2 (en) | 2010-10-07 | 2015-09-08 | T-Mobile Usa, Inc. | Video presence sharing |
US8498401B2 (en) | 2011-07-21 | 2013-07-30 | T-Mobile Usa, Inc. | Mobile-to-mobile call determination |
US9118801B2 (en) | 2011-10-24 | 2015-08-25 | T-Mobile Usa, Inc. | Optimizing video-call quality of service |
CN103795973A (en) * | 2012-10-30 | 2014-05-14 | 德州仪器公司 | Jitter cancellation for audio/video synchronization in a non-real time operating system |
US20150098020A1 (en) * | 2013-10-07 | 2015-04-09 | Nvidia Corporation | Method and system for buffer level based frame rate recovery |
CN105430475A (en) * | 2015-11-04 | 2016-03-23 | 北京奇虎科技有限公司 | Buffering method and device of video data |
US20170171284A1 (en) * | 2015-12-14 | 2017-06-15 | Samsung Electronics Co., Ltd. | Device and method for streaming service |
US10200437B2 (en) * | 2015-12-14 | 2019-02-05 | Samsung Electronics Co., Ltd. | Device and method for streaming service |
Also Published As
Publication number | Publication date |
---|---|
US7630612B2 (en) | 2009-12-08 |
US20040156624A1 (en) | 2004-08-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7630612B2 (en) | Video stream adaptive frame rate scheme | |
US7548585B2 (en) | Audio stream adaptive frequency scheme | |
US9781183B2 (en) | Accelerated playback of streaming media | |
CN106686438B (en) | method, device and system for synchronously playing audio images across equipment | |
KR101153153B1 (en) | Media transrating over a bandwidth-limited network | |
US7870281B2 (en) | Content playback device, content playback method, computer-readable storage medium, and content playback system | |
US20060075446A1 (en) | Methods and systems for presentation of media obtained from a media stream | |
CN108235136B (en) | Data playing method and terminal equipment | |
US10638180B1 (en) | Media timeline management | |
KR20060114080A (en) | System and method of providing multimedia streaming service | |
JP2006345582A (en) | Method and system of streaming media data, and client device | |
JP2013219819A (en) | Adaptive streaming for distribution of digital content | |
JP2009049529A (en) | Communication control device, communication control method and computer program | |
KR100643270B1 (en) | Client and method for playing video stream | |
KR20110065100A (en) | Method and apparatus for supporting multimedia streaming service | |
JP2016059037A (en) | Method and client terminal for receiving multimedia content split into at least two successive segments, and corresponding computer program product and computer readable medium | |
US7240013B2 (en) | Method and apparatus for controlling buffering of audio stream | |
US7343433B2 (en) | Method and apparatus for controlling amount of buffer data in a receiver of a data communication system, and method and apparatus for playing streaming data with adaptive clock synchronization unit | |
US20090147842A1 (en) | Video processing | |
JP2007312122A (en) | Network receiver | |
EP2351371B1 (en) | Method for buffering streaming data and a terminal device | |
US20180374492A1 (en) | Signal processing apparatus, signal processing method, and program | |
US20190387271A1 (en) | Image processing apparatus, image processing method, and program | |
KR100931344B1 (en) | Method for providing video streaming service and system, server and user terminal for same | |
CN114143596B (en) | Screen projection control method and device, terminal equipment and storage medium |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: BELLSOUTH INTELLECTUAL PROPERTY CORPORATION,DELAWA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KENT, LARRY G., JR.;DANIELL, W. TODD;DAVIS, JOEL A.;AND OTHERS;REEL/FRAME:023605/0790 Effective date: 20030206 |
|
AS | Assignment |
Owner name: AT&T DELAWARE INTELLECTUAL PROPERTY, INC., DELAWAR Free format text: CHANGE OF NAME;ASSIGNOR:AT&T BLS INTELLECTUAL PROPERTY, INC.;REEL/FRAME:027632/0136 Effective date: 20071101 Owner name: AT&T INTELLECTUAL PROPERTY, INC., DELAWARE Free format text: CHANGE OF NAME;ASSIGNOR:BELLSOUTH INTELLECTUAL PROPERTY CORPORATION;REEL/FRAME:027632/0093 Effective date: 20070427 Owner name: AT&T BLS INTELLECTUAL PROPERTY, INC., DELAWARE Free format text: CHANGE OF NAME;ASSIGNOR:AT&T INTELLECTUAL PROPERTY, INC.;REEL/FRAME:027632/0131 Effective date: 20070727 Owner name: AT&T INTELLECTUAL PROPERTY I, L.P., GEORGIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AT&T DELAWARE INTELLECTUAL PROPERTY, INC.;REEL/FRAME:027632/0133 Effective date: 20120131 Owner name: BELLSOUTH INTELLECTUAL PROPERTY CORPORATION, DELAW Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KENT, LARRY G., JR.;DANIELL, W. TODD;DAVIS, JOEL A.;AND OTHERS;REEL/FRAME:027632/0069 Effective date: 20030206 |
|
AS | Assignment |
Owner name: CHANYU HOLDINGS, LLC, DELAWARE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AT&T INTELLECTUAL PROPERTY I, L.P.;REEL/FRAME:028199/0385 Effective date: 20120330 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |