US20090189883A1 - Flat Display Apparatus and Control Circuit and Method for Controlling the same - Google Patents
Flat Display Apparatus and Control Circuit and Method for Controlling the same Download PDFInfo
- Publication number
- US20090189883A1 US20090189883A1 US12/333,292 US33329208A US2009189883A1 US 20090189883 A1 US20090189883 A1 US 20090189883A1 US 33329208 A US33329208 A US 33329208A US 2009189883 A1 US2009189883 A1 US 2009189883A1
- Authority
- US
- United States
- Prior art keywords
- high level
- level voltage
- voltage signal
- gate high
- gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3674—Details of drivers for scan electrodes
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/04—Structural and physical details of display devices
- G09G2300/0404—Matrix technologies
- G09G2300/0413—Details of dummy pixels or dummy lines in flat panels
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
- G09G2310/0267—Details of drivers for scan electrodes, other than drivers for liquid crystal, plasma or OLED displays
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/06—Details of flat display driving waveforms
- G09G2310/066—Waveforms comprising a gently increasing or decreasing portion, e.g. ramp
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/08—Details of timing specific for flat panels, other than clock recovery
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0219—Reducing feedthrough effects in active matrix panels, i.e. voltage changes on the scan electrode influencing the pixel voltage due to capacitive coupling
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0223—Compensation for problems related to R-C delay and attenuation in electrodes of matrix panels, e.g. in gate electrodes or on-substrate video signal electrodes
Abstract
In an exemplary flat display apparatus and control circuit and method for controlling the flat display apparatus, the flat display apparatus includes a plurality of gate driving units, each of which controls the operation of a scan line in the flat display apparatus. The flat display apparatus provides a first gate high level voltage signal and a second gate high level voltage signal to the gate driving units such that the first and second gate high level voltage signals are used as voltage signals transmitted to corresponding scan lines. The first and second gate high level voltage signals respectively include a falling edge with a slope. Duration time of the falling edge of the first gate high level voltage signal is longer than that of the falling edge of the second gate high level voltage signal.
Description
- This application is based upon and claims the benefit of priority from the prior Taiwanese Patent Application No. 097103014, filed Jan. 25, 2008, the entire contents of which are incorporated herein by reference.
- 1. Technical Field
- The present invention relates to a flat display apparatus, a control circuit and a control method employed therein, especially a flat display apparatus using different signals to drive horizontal scanning lines of the flat display device, a control circuit and a control method for controlling the flat display apparatus
- 2. Description of the Related Art
- Flat display devices such as liquid crystal displays have been widely used in all kinds of electronic devices. With the extending demands of customers, sizes of display screen of the flat displays have developed from small size originally employed in portable computers to middle size employed in desktop computers, and then to large size employed in family cinema gradually. It is important to maintain a displaying uniformity of a whole screen with the increasing size of the display screen.
- Following the increasing size of the display device, amount of display unit defined in the display device for displaying image called as pixel is also increasing. Even a refresh frequency of an image does not increase, a transition of voltage level of scanning signal must be faster to satisfy a displaying demand because of the increasing pixels. However, the faster transition of voltage level results in a feed-though effect of a capacitor generated by a capacitive coupling effect, which causes a stored voltage of the pixel changed. Therefore, the displaying uniformity is challenged in both horizontal and vertical directions.
- Referring to
FIG. 7 , a block diagram of a typical liquid crystal display is shown. Theliquid crystal display 10 includes acontrol circuit 100, adata driving module 110, agate driving module 120, and adisplay panel 130. Thecontrol circuit 100 receives display data and all kinds of control data needed for displaying. Thecontrol circuit 100 transforms the display data and a part of the control data to first signals needed by thedata driving module 110, and outputs the first signals to thedata driving module 110. Thecontrol circuit 100 transforms the other part of the control data to second signals needed by thegate driving module 120 and outputs the second signals to thegate driving module 120. Thedata driving module 110 drives thedata lines gate driving module 120 drives thescanning lines display panel 130, eachpixel 132 denoted by a dotted frame is formed at the intersections of thedata line scanning line - Referring to
FIG. 8A andFIG. 8B ,FIG. 8A is an equivalent circuit diagram of apixel 132 of theliquid crystal display 10 inFIG. 7 , andFIG. 8B is a signal wave diagram of a driving signal employed in thegate driving module 120 inFIG. 7 for driving thegate line 122. Thepixel 132 includes athin film transistor 200, a liquid crystal capacitor CLC, a storage capacitor CS, and a parasitic capacitor CGD. Thegate electrode 200 c of thethin film transistor 200 is electrically coupled to thescanning line 122. Thesource electrode 200 a of thethin film transistor 200 is electrically coupled to thedata line 114. Thedrain electrode 200 b of thethin film transistor 200 is electrically coupled to a terminal of the liquid crystal capacitor CLC, a terminal of the storage capacitor CS, and a terminal of the parasitic capacitor CGD. The other terminal of the liquid crystal capacitor CLC and the other terminal of the storage capacitor CS are configured for receiving a common voltage VCOM. The other terminal of the parasitic capacitor CGD is electrically connected to thescanning line 122. - As shown in
FIG. 8B , when the scanning signal is provided to thescanning line 122, after a low level voltage Vgl changes to reach a high level voltage Vgh via a rising edge RE, thethin film transistor 200 is turned on due to the high level voltage Vgh been provided to thegate electrode 200 c. On the contrary, when the high level voltage Vgh changes to reach a low level voltage Vgl via a falling edge FE, thethin film transistor 200 is turned off due to the decreasing voltage provided to thegate electrode 200 c. However, a fast transition of the voltage at the rising edge RE and the falling edge FE results in a capacitive coupling effect of the parasitic capacitor CGD between thegate 200 c anddrain electrodes 200 b of thethin film transistor 200. Thus, a voltage maintain at thedrain electrode 200 b is changed to make a potential crossing the liquid crystal capacitor CLC deviated from a original pre-stored potential. A difference of the actual potential crossing the liquid crystal capacitor CLC and the original pre-stored potential is call as a feed-though voltage Vf. - If the feed-though voltages Vf in all the
display panel 130 are same, a problem caused by the feed-though voltage Vf can easily be solved. However, in fact, the feed-though voltages Vf respectively corresponding to each pixel in all thedisplay panel 130 are different. In the horizontal direction, the difference of the feed-though voltages Vf are mainly caused by a signal delay of the scanning lines which make an operation of turning off thethin film transistors 200 arranged in a same scanning line inconsistent. In the vertical direction, the difference of the feed-though voltages Vf are mainly caused by a voltage drop of a current and a resistance. When the gate high level voltage Vgh and the gate low level voltage Vgl are provided to thedisplay panel 130, the wires layout made from different conducting lines, such as metal lines or thin film lines, generate voltage drop thereof. In any case, when signals transmit along the conducting lines (gate lines), a voltage difference (Vgh−Vgl) of the gate lines is gradually decreased with the signals been transmitted downward along the gate lines. The feed-through voltage Vf can be obtained according to following formula: -
- wherein CGD,ON is a parasitic capacitor of the conductive
thin film transistor 200. That is, if the voltage difference (Vgh−Vgl) of the gate lines varies in the vertical direction, the feed-through voltage Vf is inevitably changes following the variation of the voltage difference. - To solve the above described problems, many solutions are provided. These solutions are all aimed at solving the uneven display generated by the feed-through effect of the scanning lines arranged in the horizontal direction. In fact, these solutions did achieve some improvement in a manner, such as U.S. Pat. No. 6,359,607, U.S. Pat. No. 6,867,760, U.S. Pat. No. 7,027,024 and US published application No. 2006/0077163, et al. However, after experimental proof, these solutions can only solve a problem of uneven display in the horizontal direction and can not solve the uneven display in the vertical direction. The following chart 1 shows a plurality of voltage differences (Vgh−Vgl) at corresponding areas in a 40 inches LCD panel (it is assumed that the 40 inches LCD panel is divided into sixteen areas arranged as a 4×4 matrix) when normal signals are provided to the 40 inches LCD panel.
-
CHART 1 5.99 6.27 6.31 6.25 6.00 6.27 6.31 6.25 6.00 6.26 6.31 6.24 6.02 6.28 6.33 6.28 - After employing the technology provided by the U.S. Pat. No. 6,359,607, the voltage differences (Vgh−Vgl) at corresponding areas of the same LCD panel are shown in Chart 2.
-
CHART 2 6.23 6.29 6.35 6.31 6.26 6.32 6.37 6.33 6.26 6.32 6.37 6.33 6.27 6.33 6.37 6.37 - To sum up, after using the technology provided by the U.S. Pat. No. 6,359,607, the voltage differences (Vgh−Vgl) in the horizontal direction may be improved in a manner. However, the voltage differences (Vgh−Vgl) in the vertical direction is not only improved, but also become larger than that using original technology in a manner. In other words, after using the technology, the uniformity of displaying in the vertical direction becomes worse.
- In one aspect, an exemplary control method for a flat display apparatus is provided. The flat display apparatus includes a plurality of gate driving units each of which controls the operation of a scan line. The method comprises providing a first gate high level voltage signal and a second gate high level voltage signal to the gate driving units such that the first and second gate high level voltage signals are used as voltage signals transmitted to corresponding scan lines. The first and second gate high level voltage signals respectively include a falling edge with a slope. A duration time of the falling edge of the first gate high level voltage signal is longer than that of the falling edge of the second gate high level voltage signal.
- In the exemplary embodiment, the above described control method firstly generate a original gate high level voltage signal with fixed frequency, a first chamfering control signal, and a second chamfering control signal, then generate the first gate high level voltage signal by gradually decreasing the voltage of the original gate high level voltage signal in an duty cycle of the first chamfering control signal. the second gate high level voltage signal can similarly be generated by gradually decreasing the voltage of the original gate high level voltage signal in another duty cycle of the second chamfering control signal. The duty cycle of the first chamfering control signal is longer than that of the second chamfering control signal.
- In another aspect, an exemplary control circuit of a flat display apparatus is provided. The flat display apparatus employs an enable signal to turn on a plurality of scanning lines thereof. The control circuit includes a signal generating module, a first gate driving unit, a second gate driving unit. The signal generating module is configured for generating a first gate high level voltage signal and a second gate high level voltage signal. The first gate driving unit is electrically coupled to the signal generating module and configured for receiving the first gate high level voltage signal as a voltage signal for providing to one of the scanning lines. The second gate driving unit is electrically coupled to the signal generating module and configured for receiving the second gate high level voltage signal as a voltage signal for providing to other one of the scanning lines. The first gate driving unit and the second gate driving unit are electrically coupled to each other so as to sequentially transmit the enable signal. The first gate high level voltage signal and second gate high level voltage signal respectively include a falling edge with a slope. A duration time of the falling edge of the first gate high level voltage signal is longer than that of the falling edge of the second gate high level voltage signal.
- In the exemplary embodiment, the above described signal generating module includes the chamfering control signal generating unit and gate high level voltage signal generating unit. The chamfering control signal generating unit is used for generating the first chamfering control signal and the second chamfering control signal with different duty cycles. The gate high level voltage signal generating unit is electrically coupled to the chamfering control signal generating unit so as to receive the first chamfering control signal and the second chamfering control signal and respectively change a falling edge of the original gate high level voltage signal to generate the first and second gate high level voltages according to the first and second chamfering control signal.
- Still in another aspect, an exemplary flat display apparatus is provided. The flat display apparatus includes a display panel, a plurality of data driving units, and a control circuit. The display panel includes a plurality of data lines, a plurality of scanning lines, and a plurality of pixel units. The data lines are paralleled extended on the display panel along a first direction for transmitting image data used for display image. The scanning lines are paralleled extended on the display panel along a second direction. The pixel units are positioned adjacent the intersections of the data lines and the scanning lines. The scanning lines are configured for turning on/off the pixel units. The data driving units are respectively electrically coupled to the data lines for providing the image data used for displaying image. The control circuit includes a signal generating module, a first gate driving unit, and a second gate driving unit. The signal generating module is configured for generating a first gate high level voltage signal and a second gate high level voltage signal. The first gate driving unit is electrically coupled to the signal generating module and configured for receiving the first gate high level voltage signal as a voltage signal for providing to one of the scanning lines. The second gate driving unit is electrically coupled to the signal generating module and configured for receiving the second gate high level voltage signal as a voltage signal for providing to other one of the scanning lines. The first gate driving unit and the second gate driving unit are electrically coupled to each other so as to sequentially transmit the enable signal. The first gate high level voltage signal and second gate high level voltage signal respectively include a falling edge with a slope. A duration time of the falling edge of the first gate high level voltage signal is longer than that of the falling edge of the second gate high level voltage signal.
- Aforementioned embodiments of the present invention provide different driving signals to different gate driving units, and the falling edges have a same slope and a different duration time. Thus different compensations for different feed-through voltages are provided according to different position of the display panel. An experiment proves that this method can provides a uniform display in the vertical direction.
- Other objectives, features and advantages of the touch panel device will be further understood from the further technological features disclosed by the embodiments of display system wherein there are shown and described preferred embodiments of this flat display apparatus, simply by way of illustration of modes best suited to carry out the present invention.
- These and other features and advantages of the various embodiments disclosed herein will be better understood with respect to the following description and drawings, in which like numbers refer to like parts throughout, and in which:
-
FIG. 1 is circuit block diagram of a flat display apparatus according to a first embodiment. -
FIG. 2 is a signal wave diagram showing two different gate high level voltages signals. -
FIG. 3 is a flow chart of generating gate high level voltage signals with different duration time according to an exemplary embodiment. -
FIG. 4 is a schematic diagram illustrating generating gate high level voltage signals having falling edges with different duration time. -
FIG. 5 is a circuit block of a signal generating module according to an exemplary embodiment. -
FIG. 6 is a circuit block of a control circuit according to an alternative embodiment. -
FIG. 7 is a circuit block diagram of a conventional liquid crystal display. -
FIG. 8A is an equivalent circuit diagram of a pixel of the liquid crystal display ofFIG. 7 . -
FIG. 8B is a signal wave diagram of a driving signal employed in a gate driving module ofFIG. 7 for driving a scanning line. - Reference will now be made in detail to the present preferred embodiments of the invention, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers are used in the drawings and the description to refer to the same or like parts.
- Referring to
FIG. 1 , a block diagram of aflat display apparatus 30 according to a first embodiment is shown. In the exemplary embodiment, theflat display apparatus 30 includes adisplay panel 300, adata driving module 31, and acontrol circuit 32. A plurality ofdata lines scanning lines pixel units data lines scanning lines display panel 300. - The
data driving module 31 includes a plurality ofdata driving unit control circuit 32 includes a plurality ofgate driving units signal generating module 330. An equivalent circuit of each pixel unit of thepixel units FIG. 8A . The number of the above described data lines, scanning lines, pixel units, data driving units, gate driving units and signal generating module is illustrated to conveniently describe this embodiment but not limited. - As showing in the
FIG. 1 , thedata lines display panel 300 along a special direction, hereafter call as a first direction. The scanning lines 350, 352 and 354 are paralleled extended on thedisplay panel 300 along another special direction, hereafter call as a second direction. The data lines 340, 342, 344 are used to transmit image data configured for displaying image. The scanning lines 350, 352, 354 are respectively used to transmit scanning signals configured for turning on/off thepixel units - When the
scanning lines pixel units gate driving units scanning lines gate driving units gate driving units signal generating module 330. - The enable signals are sequentially transmitted along a direction from the
gate driving unit 320 to thegate driving units signal generating module 330. As soon as an enable signal is transmitted to start up one of the gate driving units, such as thegate driving unit 322, the gate driving unit permits the received gate high level voltage signals to be passed therefrom and transmitted to the corresponding scanning line, such as thescanning line 352. In addition, according to feed-through effect with different degrees, thesignal generating module 330 generates at least two different gate high level voltage signals and provides to thegate driving units - Referring to
FIG. 2 together, a signal wave diagram of the two different gate high level voltage signals is shown. Operating periods of the gate high level voltage signals 400 and 410 are substantially same. The gate high level voltage signals 400 and 410 have two fallingedges edge 400 a has a slope the same as that of the inclination of the fallingedge 410 a. However, a duration time of the fallingedge 400 a of the gate high level voltage signals 400 is different from that of the fallingedge 410 a of the gate high level voltage signals 410. In the exemplary embodiment, the duration time of the fallingedge 400 a is t1, the duration time of the fallingedge 410 a is t2 and t1 is longer than t2. Because the feed-through voltages Vf respectively corresponding to the pixel units of thedisplay panel 300 are different. - Particularly in the vertical direction, the difference of the feed-through voltages Vf are mainly caused by a voltage drop of a current and a resistance. When the gate high level voltage Vgh and the gate low level voltage Vgl are provided to the
display panel 300, and transmitted along metal lines or thin film lines (on the display panel 300), the voltage difference (Vgh−Vgl) of the gate lines is gradually decreased with the signals being transmitted downward along theconductive lines 326 in thecontrol circuit 32. The feed-through voltage Vf can be obtained according to following formula: -
- wherein, CGD,ON is a parasitic capacitor of a conductive
thin film transistor 200 ofFIG. 8A . Because the gate driving unit far from the signal generating module 330 (as showing inFIG. 1 , a distance between thegate driving unit 322 and thesignal generating module 330 is farther than the distance between thegate driving unit 320 and the signal generating module 330) has a lesser voltage difference (Vgh−Vgl), the corresponding feed-through voltage Vf is decreased. Thus, the highlevel voltage signal 400 a having a falling edge with the longer duration time, hereafter call as a first high level voltage signal, is provided to a gate driving unit close to thesignal generating module 330. The highlevel voltage signal 410 a having a falling edge with the shorter duration time, hereafter call as a second high level voltage signal, is provided to a gate driving unit far away from thesignal generating module 330. - The following description will explain how to generate the gate high level voltage signals with different duration time. Referring to
FIG. 3 , a flow chart of generating gate high level voltage signals with different duration time is shown according to an exemplary embodiment. - Step S500 is generating an original gate high level voltage signal defined as a basis. Step S510 is generating a plurality of chamfering control signals, each of which has a different duty cycle. Step S520 is generating a plurality of different gate high level voltage signals by respectively gradually decreasing the voltage of the original gate high level voltage signal in the different duty cycles of the corresponding chamfering control signals.
- The original gate high level voltage signal generated in step S500 can be denoted by any one of the original gate high level voltage signals 600, 610, 620 as showing in
FIG. 4 . An amplitude of the original gate high level voltage signal is vibrated between the gate high level voltage Vgh and the gate low level voltage Vgl. An exemplary chamfering control signals referred in the step S510 can be denoted by chamfering control signals 600 a, 610 a, 620 a as showing inFIG. 4 . The chamfering control signals 600 a, 610 a and 620 a respectively have a different duty cycle t3, t4 and t5. - As showing in
FIG. 4 , the original gate high level voltage signals 600, 610 and 620 respectively correspond to the chamfering control signals 600 a, 610 a and 620 a. - The voltage of the original gate high
level voltage signal 600 is gradually decreased in the duty cycle t3 of the chamfering control signal 600 a by a fixed slope to form a gate highlevel voltage signal 600 b with a fallingedge 601. Similarly, the voltage of the original gate highlevel voltage signal 610 is gradually decreased in the duty cycle t4 of the chamfering control signal 610 a by the fixed slope to form a gate highlevel voltage signal 610 b with a fallingedge 611, and the voltage of the original gate highlevel voltage signal 620 is gradually decreased in the duty cycle t5 of the chamfering control signal 620 a by the fixed slope to form a gate highlevel voltage signal 620 b with a fallingedge 621. - Although in the exemplary embodiment of
FIG. 4 , the corresponding gate high level voltage signals are generated by using a plurality of original high level voltage signals, in an alternative embodiment, the corresponding gate high level voltage signals can also be generated in a manner as showing inFIG. 5 . That is, only one original high level voltage signal is generated and transmitted to a plurality of circuits to generate different gate high level voltage signals after the original high level voltage signal being processed respectively in accordance with corresponding chamfering control signals. - Referring to
FIG. 5 , a block diagram of an exemplarysignal generating module 70 is shown. Thesignal generating module 70 includes a chamfering controlsignal generating unit 700 and a gate high level voltagesignal generating unit 710. The gate high level voltagesignal generating unit 710 includes an originalsignal generating unit 712, and a plurality ofprocessing circuits signal generating unit 700 is configured to generate a plurality of different chamfering control signals YC1,YC2 . . . YCn and provide the chamfering control signals YC1,YC2 . . . YCn to the gate high level voltagesignal generating unit 710. - The original
signal generating unit 712 is firstly employed to generate an original gate high level voltage signal as showing inFIG. 4 and respectively provide the original gate high level voltage signal to theprocessing circuits processing circuits - Understandably, in an alternative embodiment, the original gate high level voltage signal employed in the gate high level voltage
signal generating unit 710 can also be generated by other circuit of theflat display device 30 and then provided to the gate high level voltagesignal generating unit 710. The above described exemplary circuit is given by way of example, and not limitation. - Except the above described circuit and method of the exemplary embodiments, a plurality of detailed adjusting parts of an alternative embodiment of the present invention are also provided. For example, referring to
FIG. 6 , a block diagram of anexemplary control circuit 82 according to an alternative embodiment is shown. In the exemplary embodiment, thecontrol circuit 82 includes asignal generating module 830 and a plurality ofgate driving units signal generating module 830 provides different gate high level voltage signals to thegate driving units FIG. 1 , thegate driving units signal generating module 300 via a same conducting line or a same electronic route. Thus the gate high level voltage signals provided by thesignal generating module 330 can all be received by each of thegate driving units - Comparing with
FIG. 1 , thegate driving units control circuit 82 showing inFIG. 6 are respectively electrically connected to thesignal generating module 830 via different conducting lines, thus each gate high level voltage signal can be independently transmitted to the corresponding gate driving unit. - In further alternative embodiments, for example, a plurality of gate driving units can be defined as a gate driving group for using a same gate high level voltage signal. The chamfering control
signal generating unit 700 showing inFIG. 5 can also serially output the chamfering control signals YC1, YC2 . . . YCn in a certain order. A circuit design layout of the signal generating module the can also be adjusted as long as the essential technology of the present invention can be achieved. - Because the gate high level voltage signals are generated by decreasing with a same slope in different duration time, the voltage drops in a moment is somewhat changed. Therefore, different compensation effects can be provided according to the feed-through effect generated by the momentary changed voltage drop.
- The above description is given by way of example, and not limitation. Given the above disclosure, one skilled in the art could devise variations that are within the scope and spirit of the invention disclosed herein, including configurations of the circuit and/or designs of the control method. Further, the various features of the embodiments disclosed herein can be used alone, or in varying combinations with each other and are not intended to be limited to the specific combination described herein. Thus, the scope of the claims is not to be limited by the illustrated embodiments.
Claims (13)
1. A method for controlling a flat display apparatus comprising a plurality of gate driving units, each of which controls the operation of a scan line in the flat display apparatus, the method comprising:
providing a first gate high level voltage signal and a second gate high level voltage signal to the gate driving units respectively such that the first and second gate high level voltage signals are used as gate voltage signals transmitted to corresponding scan lines,
wherein the first and second gate high level voltage signals respectively comprises a falling edge with a slope, and a duration time of the falling edge of the first gate high level voltage signal is longer than a duration time of the falling edge of the second gate high level voltage signal.
2. The method as claimed in claim 1 , wherein the step of providing the first gate high level voltage signal and the second gate high level voltage signal comprises:
providing the first gate high level voltage signal to a first gate driving unit of the gate driving units; and
providing the second gate high level voltage signal to a second gate driving unit of the gate driving units,
wherein an enable signal is employed to actuate the gate driving units, the gate driving units being arranged in series so as to receive the enable signal in order.
3. The method as claimed in claim 1 , further comprising:
generating an original gate high level voltage signal with a fixed duty cycle;
generating a first chamfering control signal and a second chamfering control signal;
generating the first gate high level voltage signal by gradually decreasing the voltage of the original gate high level voltage signal in a first duty cycle of the first chamfering control signal;
generating the second gate high level voltage signal by gradually decreasing the voltage of the original gate high level voltage signal in a second duty cycle of the second chamfering control signal,
wherein the first duty cycle of the first chamfering control signal is longer than the second duty cycle of the second chamfering control signal.
4. A control circuit of a flat display apparatus, the control circuit comprising:
a signal generating module for generating a first gate high level voltage signal and a second gate high level voltage signal;
a first gate driving unit electrically coupled to the signal generating module and configured for receiving the first gate high level voltage signal as a voltage signal to be provided to one of scanning lines of the flat display apparatus; and
a second gate driving unit electrically coupled to the signal generating module and configured for receiving the second gate high level voltage signal as a voltage signal to be provided to other one of the scanning lines,
wherein the first gate driving unit and the second gate driving unit are electrically coupled to each other so as to sequentially be enabled, and the first gate high level voltage signal and the second gate high level voltage signal respectively comprise a falling edge with a slope, a duration time of the falling edge of the first gate high level voltage signal is longer than a duration time of the falling edge of the second gate high level voltage signal.
5. The control circuit as claimed in claim 4 , wherein the signal generating module comprises:
a chamfering control signal generating unit configured for generating a first chamfering control signal and a second chamfering control signal with different duty cycles; and
a gate high level voltage signal generating unit electrically coupled to the chamfering control signal generating unit for receiving the first chamfering control signal and the second chamfering control signal, and configured for generating the first gate high level voltage signal and second gate high level voltage signal by referring to a falling edge of an original gate high level voltage signal which is changed respectively according to the first chamfering control signal and the second chamfering control signal.
6. The control circuit as claimed in claim 4 , wherein the first gate driving unit and the second gate driving unit are electrically coupled to the signal generating module via a same electronic route.
7. The control circuit as claimed in claim 4 , wherein the first gate driving unit and the second gate driving unit are electrically coupled to the signal generating module via a respective electronic route.
8. The control circuit as claimed in claim 4 , wherein the signal generating module comprises:
a chamfering control signal generating unit for generating a plurality of chamfering control signals; and
a gate high level voltage signal generating unit comprising:
an original signal generating unit for generating an original gate high level voltage signal; and
a plurality of processing circuits, each of which receives the original gate high level voltage signal and corresponding one of the chamfering control signals,
wherein, each of the processing circuits respectively processing the received chamfering control signals incorporated with the original gate high level voltage signal to obtain corresponding one gate high level voltage signal.
9. A flat display apparatus comprising:
a display panel comprising:
a plurality of data lines paralleled extended on the display panel along a first direction for transmitting image data used for display image;
a plurality of scanning lines paralleled extended on the display panel along a second direction; and
a plurality of pixel units positioned adjacent the intersections of the data lines and the scanning lines, the scanning lines being configured for turning on/off the pixel units;
a plurality of data driving units respectively electrically coupled to the data lines for providing image data for displaying image; and
a control circuit comprising:
a signal generating module configured for generating a first gate high level voltage signal and a second gate high level voltage signal;
a first gate driving unit electrically coupled to the signal generating module and configured for receiving the first gate high level voltage signal as a voltage signal to be provided to one of the scanning lines; and
a second gate driving unit electrically coupled to the signal generating module and configured for receiving the second gate high level voltage signal as a voltage signal to be provided to other one of the scanning lines,
wherein the first gate driving unit and the second gate driving unit are electrically coupled to each other so as to sequentially transmit an enable signal for determining which gate driving unit is enabled, and the first gate high level voltage signal and second gate high level voltage signal respectively comprise a falling edge with a slope, a duration time of the falling edge of the first gate high level voltage signal is longer than that of the falling edge of the second gate high level voltage signal.
10. The flat display apparatus as claimed in claim 9 , wherein the signal generating module comprises:
a chamfering control signal generating unit configured for generating a first chamfering control signal and a second chamfering control signal with different duty cycles; and
a gate high level voltage signal generating unit electrically coupled to the chamfering control signal generating unit for receiving the first chamfering control signal and the second chamfering control signal, and configured for generating the first gate high level voltage signal and the second gate high level voltage signal by referring to a duration time of a falling edge of the original gate high level voltage signal which is changed respectively according to the first chamfering control signal and the second chamfering control signal.
11. The flat display apparatus as claimed in claim 9 , wherein the first gate driving unit and the second gate driving unit are electrically coupled to the signal generating module via a same electronic route.
12. The flat display apparatus as claimed in claim 9 , wherein the first gate driving unit and the second gate driving unit are electrically coupled to the signal generating module via a respective electronic route.
13. The flat display apparatus as claimed in claim 9 , wherein the signal generating module comprises:
a chamfering control signal generating unit for generating a plurality of chamfering control signals; and
a gate high level voltage signal generating unit comprising:
an original signal generating unit for generating an original gate high level voltage signal; and
a plurality of processing circuits, each of which receives the original gate high level voltage signal and corresponding one of the chamfering control signals,
wherein, each of the processing circuits respectively processing the received chamfering control signals incorporated with the original gate high level voltage signal to obtain corresponding one gate high level voltage signal.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/590,414 US9697793B2 (en) | 2008-01-25 | 2015-01-06 | Flat display apparatus and control circuit and method for controlling the same |
US15/614,791 US10373579B2 (en) | 2008-01-25 | 2017-06-06 | Flat display apparatus and control circuit and method for controlling the same |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW97103014A TWI389071B (en) | 2008-01-25 | 2008-01-25 | Panel display apparatus and controlling circuit and method for controlling same |
TW097103014 | 2008-01-25 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/590,414 Continuation US9697793B2 (en) | 2008-01-25 | 2015-01-06 | Flat display apparatus and control circuit and method for controlling the same |
Publications (1)
Publication Number | Publication Date |
---|---|
US20090189883A1 true US20090189883A1 (en) | 2009-07-30 |
Family
ID=40898749
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/333,292 Abandoned US20090189883A1 (en) | 2008-01-25 | 2008-12-11 | Flat Display Apparatus and Control Circuit and Method for Controlling the same |
US14/590,414 Active 2029-07-07 US9697793B2 (en) | 2008-01-25 | 2015-01-06 | Flat display apparatus and control circuit and method for controlling the same |
US15/614,791 Active 2029-02-12 US10373579B2 (en) | 2008-01-25 | 2017-06-06 | Flat display apparatus and control circuit and method for controlling the same |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/590,414 Active 2029-07-07 US9697793B2 (en) | 2008-01-25 | 2015-01-06 | Flat display apparatus and control circuit and method for controlling the same |
US15/614,791 Active 2029-02-12 US10373579B2 (en) | 2008-01-25 | 2017-06-06 | Flat display apparatus and control circuit and method for controlling the same |
Country Status (2)
Country | Link |
---|---|
US (3) | US20090189883A1 (en) |
TW (1) | TWI389071B (en) |
Cited By (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100245333A1 (en) * | 2009-03-24 | 2010-09-30 | Chao-Ching Hsu | Liquid crystal display device capable of reducing image flicker and method for driving the same |
US20100315322A1 (en) * | 2009-06-15 | 2010-12-16 | Hsiao-Chung Cheng | Liquid crystal display and driving method thereof |
US20110169816A1 (en) * | 2009-06-19 | 2011-07-14 | Au Optronics Corp. | Gate Output Control Method |
US20120169695A1 (en) * | 2010-12-29 | 2012-07-05 | Au Optronics Corp. | Timing control circuit and flat display apparatus using same |
US20120242647A1 (en) * | 2011-03-21 | 2012-09-27 | Au Optronics Corp. | Control method of output signal from timing controller in flat panel display device |
US20130088470A1 (en) * | 2011-10-05 | 2013-04-11 | Meng-Sheng CHANG | Liquid crystal display having adaptive pulse shaping control mechanism |
US20130257836A1 (en) * | 2012-03-29 | 2013-10-03 | Ili Technology Corporation | Display device with scan driver |
CN103377626A (en) * | 2012-04-26 | 2013-10-30 | 奕力科技股份有限公司 | Display device and scanning driver |
US20140085555A1 (en) * | 2009-06-05 | 2014-03-27 | Spansion Llc | Voltage Adjustment Circuit and Display Device Driving Circuit |
CN104050912A (en) * | 2014-05-23 | 2014-09-17 | 友达光电股份有限公司 | Display panel driving method |
US20140340291A1 (en) * | 2013-05-14 | 2014-11-20 | Shenzhen China Star Optoelectronics Technology Co., Ltd. | Chamfered Circuit and Control Method Thereof |
US20160351113A1 (en) * | 2014-10-27 | 2016-12-01 | Boe Technology Group Co., Ltd. | Gate driving circuit, gate driving method, and display apparatus |
US20170061916A1 (en) * | 2015-08-28 | 2017-03-02 | Century Technology (Shenzhen) Corporation Limited | Liquid crystal display panel |
WO2018133359A1 (en) * | 2017-01-22 | 2018-07-26 | 惠科股份有限公司 | Scan circuit, display apparatus, and driving method of scan circuit |
CN108429612A (en) * | 2018-03-01 | 2018-08-21 | 航天柏克(广东)科技有限公司 | A kind of semiduplex means of communication of single line |
CN109523969A (en) * | 2018-12-24 | 2019-03-26 | 惠科股份有限公司 | The driving circuit and its method and display device of display panel |
US10593708B2 (en) * | 2017-08-31 | 2020-03-17 | Boe Technology Group Co., Ltd. | Array substrate and driving method thereof, display device |
US10678295B2 (en) * | 2018-02-21 | 2020-06-09 | Au Optronics Corporation | Method and device of data capture |
CN111883084A (en) * | 2020-07-30 | 2020-11-03 | 惠科股份有限公司 | Driving method, construction method of compensation schedule and display device |
US11455953B1 (en) * | 2021-06-03 | 2022-09-27 | Au Optronics Corporation | Pixel driving circuit, display device and operating method thereof |
US11488555B2 (en) * | 2018-12-05 | 2022-11-01 | HKC Corporation Limited | Display panel, driving method thereof and display apparatus |
US20230178048A1 (en) * | 2021-12-07 | 2023-06-08 | Lx Semicon Co., Ltd. | Gate driving device for driving display panel |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI415098B (en) * | 2009-09-10 | 2013-11-11 | Raydium Semiconductor Corp | Gate driver and operating method thereof |
TWI417859B (en) * | 2009-11-05 | 2013-12-01 | Raydium Semiconductor Corp | Gate driver and operating method thereof |
CN102074180A (en) * | 2009-11-24 | 2011-05-25 | 瑞鼎科技股份有限公司 | Gate driver and operation method thereof |
TWI419134B (en) * | 2010-01-21 | 2013-12-11 | Himax Tech Ltd | Gate driver |
TWI430580B (en) | 2010-10-29 | 2014-03-11 | Chunghwa Picture Tubes Ltd | Shading signal generation circuit |
TWI433089B (en) | 2010-10-29 | 2014-04-01 | Chunghwa Picture Tubes Ltd | Clip system of a display and timing-clip control method thereof |
TWI453722B (en) | 2011-04-12 | 2014-09-21 | Au Optronics Corp | Scan-line driving apparatus of liquid crystal display |
TWI455092B (en) * | 2011-12-09 | 2014-10-01 | Innolux Corp | Display driving method, driving module and display apparatus |
CN104821159B (en) * | 2015-05-07 | 2017-04-12 | 京东方科技集团股份有限公司 | Gate driving circuit, display panel and touch display device |
CN105513552A (en) * | 2016-01-26 | 2016-04-20 | 京东方科技集团股份有限公司 | Driving circuit, driving method and display device |
TWI587264B (en) * | 2016-08-15 | 2017-06-11 | 友達光電股份有限公司 | Display device and control method thereof |
CN108109575B (en) * | 2017-12-21 | 2021-04-20 | 昆山龙腾光电股份有限公司 | Gate drive circuit and display device |
US11024246B2 (en) * | 2018-11-09 | 2021-06-01 | Sakai Display Products Corporation | Display apparatus and method for driving display panel with scanning line clock signal or scanning line signal correcting unit |
CN110767194A (en) * | 2019-11-11 | 2020-02-07 | 京东方科技集团股份有限公司 | Shifting register unit, grid driving circuit and display panel |
Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US730462A (en) * | 1902-03-26 | 1903-06-09 | Edward D Kendall | Process of treating ores. |
US6359607B1 (en) * | 1998-03-27 | 2002-03-19 | Sharp Kabushiki Kaisha | Display device and display method |
US20040032630A1 (en) * | 2002-07-11 | 2004-02-19 | Seiko Epson Corporation | Electro-optical device, drive device and drive method for electro-optical device, and electronic apparatus |
US6982684B2 (en) * | 2002-04-23 | 2006-01-03 | International Business Machines Corporation | Brightness compensating low power display device and controller |
US7164405B1 (en) * | 1998-06-27 | 2007-01-16 | Lg.Philips Lcd Co., Ltd. | Method of driving liquid crystal panel and apparatus |
US20070040795A1 (en) * | 2005-08-22 | 2007-02-22 | Hyun-Su Lee | Liquid crystal display device and method of driving the same |
US7199777B2 (en) * | 2002-09-17 | 2007-04-03 | Samsung Electronics Co., Ltd | Liquid crystal display and driving method thereof |
US20070159441A1 (en) * | 2005-12-23 | 2007-07-12 | Chi Mei Optoelectronics Corporation | Signal compensation for flat panel display |
US20080192032A1 (en) * | 2007-01-19 | 2008-08-14 | Samsung Electronics Co., Ltd. | Display apparatus and method of driving the same |
US7808267B2 (en) * | 2006-07-28 | 2010-10-05 | Samsung Electronics Co., Ltd. | Module and method for detecting defect of thin film transistor substrate |
US7924255B2 (en) * | 2004-10-28 | 2011-04-12 | Au Optronics Corp. | Gate driving method and circuit for liquid crystal display |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3628676B2 (en) | 2002-10-28 | 2005-03-16 | シャープ株式会社 | Display device |
KR101318043B1 (en) * | 2006-06-02 | 2013-10-14 | 엘지디스플레이 주식회사 | Liquid Crystal Display And Driving Method Thereof |
-
2008
- 2008-01-25 TW TW97103014A patent/TWI389071B/en active
- 2008-12-11 US US12/333,292 patent/US20090189883A1/en not_active Abandoned
-
2015
- 2015-01-06 US US14/590,414 patent/US9697793B2/en active Active
-
2017
- 2017-06-06 US US15/614,791 patent/US10373579B2/en active Active
Patent Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US730462A (en) * | 1902-03-26 | 1903-06-09 | Edward D Kendall | Process of treating ores. |
US6359607B1 (en) * | 1998-03-27 | 2002-03-19 | Sharp Kabushiki Kaisha | Display device and display method |
US20020057245A1 (en) * | 1998-03-27 | 2002-05-16 | Sharp Kabushiki Kaisha | Display device and display method |
US6867760B2 (en) * | 1998-03-27 | 2005-03-15 | Sharp Kabushiki Kaisha | Display device and display method |
US7027024B2 (en) * | 1998-03-27 | 2006-04-11 | Sharp Kabushiki Kaisha | Display device and display method |
US20060077163A1 (en) * | 1998-03-27 | 2006-04-13 | Sharp Kabushiki Kaisha | Display device and display method |
US7164405B1 (en) * | 1998-06-27 | 2007-01-16 | Lg.Philips Lcd Co., Ltd. | Method of driving liquid crystal panel and apparatus |
US6982684B2 (en) * | 2002-04-23 | 2006-01-03 | International Business Machines Corporation | Brightness compensating low power display device and controller |
US20040032630A1 (en) * | 2002-07-11 | 2004-02-19 | Seiko Epson Corporation | Electro-optical device, drive device and drive method for electro-optical device, and electronic apparatus |
US7199777B2 (en) * | 2002-09-17 | 2007-04-03 | Samsung Electronics Co., Ltd | Liquid crystal display and driving method thereof |
US7924255B2 (en) * | 2004-10-28 | 2011-04-12 | Au Optronics Corp. | Gate driving method and circuit for liquid crystal display |
US20070040795A1 (en) * | 2005-08-22 | 2007-02-22 | Hyun-Su Lee | Liquid crystal display device and method of driving the same |
US20070159441A1 (en) * | 2005-12-23 | 2007-07-12 | Chi Mei Optoelectronics Corporation | Signal compensation for flat panel display |
US7808267B2 (en) * | 2006-07-28 | 2010-10-05 | Samsung Electronics Co., Ltd. | Module and method for detecting defect of thin film transistor substrate |
US20080192032A1 (en) * | 2007-01-19 | 2008-08-14 | Samsung Electronics Co., Ltd. | Display apparatus and method of driving the same |
Cited By (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100245333A1 (en) * | 2009-03-24 | 2010-09-30 | Chao-Ching Hsu | Liquid crystal display device capable of reducing image flicker and method for driving the same |
US8253673B2 (en) * | 2009-03-24 | 2012-08-28 | Au Optronics Corp. | Liquid crystal display device capable of reducing image flicker and method for driving the same |
US20140085555A1 (en) * | 2009-06-05 | 2014-03-27 | Spansion Llc | Voltage Adjustment Circuit and Display Device Driving Circuit |
US9846321B2 (en) * | 2009-06-05 | 2017-12-19 | Cypress Semiconductor Corporation | Voltage adjustment circuit and display device driving circuit |
US8325126B2 (en) * | 2009-06-15 | 2012-12-04 | Au Optronics Corp. | Liquid crystal display with reduced image flicker and driving method thereof |
US20100315322A1 (en) * | 2009-06-15 | 2010-12-16 | Hsiao-Chung Cheng | Liquid crystal display and driving method thereof |
US8436848B2 (en) | 2009-06-19 | 2013-05-07 | Au Optronics Corp. | Gate output control method |
US20110169816A1 (en) * | 2009-06-19 | 2011-07-14 | Au Optronics Corp. | Gate Output Control Method |
US20120169695A1 (en) * | 2010-12-29 | 2012-07-05 | Au Optronics Corp. | Timing control circuit and flat display apparatus using same |
US20120242647A1 (en) * | 2011-03-21 | 2012-09-27 | Au Optronics Corp. | Control method of output signal from timing controller in flat panel display device |
US8754883B2 (en) * | 2011-03-21 | 2014-06-17 | Au Optronics Corp. | Control method of output signal from timing controller in flat panel display device |
US20130088470A1 (en) * | 2011-10-05 | 2013-04-11 | Meng-Sheng CHANG | Liquid crystal display having adaptive pulse shaping control mechanism |
US8928640B2 (en) * | 2011-10-05 | 2015-01-06 | Au Optronics Corp. | Liquid crystal display having adaptive pulse shaping control mechanism |
US9881573B2 (en) | 2011-10-05 | 2018-01-30 | Au Optronics Corp. | Liquid crystal display having adaptive pulse shaping control mechanism |
US20130257836A1 (en) * | 2012-03-29 | 2013-10-03 | Ili Technology Corporation | Display device with scan driver |
CN103377626A (en) * | 2012-04-26 | 2013-10-30 | 奕力科技股份有限公司 | Display device and scanning driver |
US20140340291A1 (en) * | 2013-05-14 | 2014-11-20 | Shenzhen China Star Optoelectronics Technology Co., Ltd. | Chamfered Circuit and Control Method Thereof |
CN104050912A (en) * | 2014-05-23 | 2014-09-17 | 友达光电股份有限公司 | Display panel driving method |
US20160351113A1 (en) * | 2014-10-27 | 2016-12-01 | Boe Technology Group Co., Ltd. | Gate driving circuit, gate driving method, and display apparatus |
US9886892B2 (en) * | 2014-10-27 | 2018-02-06 | Boe Technology Group Co., Ltd. | Gate driving circuit, gate driving method, and display apparatus |
US9858873B2 (en) * | 2015-08-28 | 2018-01-02 | Century Technology (Shenzhen) Corporation Limited | Liquid crystal display panel |
US20170061916A1 (en) * | 2015-08-28 | 2017-03-02 | Century Technology (Shenzhen) Corporation Limited | Liquid crystal display panel |
US10354610B2 (en) | 2017-01-22 | 2019-07-16 | HKC Corporation Limited | Scanning circuit, display device and method for driving scanning circuit |
WO2018133359A1 (en) * | 2017-01-22 | 2018-07-26 | 惠科股份有限公司 | Scan circuit, display apparatus, and driving method of scan circuit |
US10593708B2 (en) * | 2017-08-31 | 2020-03-17 | Boe Technology Group Co., Ltd. | Array substrate and driving method thereof, display device |
US10678295B2 (en) * | 2018-02-21 | 2020-06-09 | Au Optronics Corporation | Method and device of data capture |
CN108429612A (en) * | 2018-03-01 | 2018-08-21 | 航天柏克(广东)科技有限公司 | A kind of semiduplex means of communication of single line |
US11488555B2 (en) * | 2018-12-05 | 2022-11-01 | HKC Corporation Limited | Display panel, driving method thereof and display apparatus |
CN109523969A (en) * | 2018-12-24 | 2019-03-26 | 惠科股份有限公司 | The driving circuit and its method and display device of display panel |
CN111883084A (en) * | 2020-07-30 | 2020-11-03 | 惠科股份有限公司 | Driving method, construction method of compensation schedule and display device |
US11455953B1 (en) * | 2021-06-03 | 2022-09-27 | Au Optronics Corporation | Pixel driving circuit, display device and operating method thereof |
US20230178048A1 (en) * | 2021-12-07 | 2023-06-08 | Lx Semicon Co., Ltd. | Gate driving device for driving display panel |
Also Published As
Publication number | Publication date |
---|---|
TWI389071B (en) | 2013-03-11 |
TW200933568A (en) | 2009-08-01 |
US20170270890A1 (en) | 2017-09-21 |
US10373579B2 (en) | 2019-08-06 |
US9697793B2 (en) | 2017-07-04 |
US20150116305A1 (en) | 2015-04-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10373579B2 (en) | Flat display apparatus and control circuit and method for controlling the same | |
US7696974B2 (en) | Method of driving a shift register, a shift register, a liquid crystal display device having the shift register | |
US8325126B2 (en) | Liquid crystal display with reduced image flicker and driving method thereof | |
JP4895538B2 (en) | Shift register, display device having the same, and driving method of the shift register | |
US7973782B2 (en) | Display apparatus, driving method of the same and electronic equipment using the same | |
US8253673B2 (en) | Liquid crystal display device capable of reducing image flicker and method for driving the same | |
US9910329B2 (en) | Liquid crystal display device for cancelling out ripples generated the common electrode | |
US6897908B2 (en) | Liquid crystal display panel having reduced flicker | |
US7834837B2 (en) | Active matrix liquid crystal display and driving method thereof | |
US20080316159A1 (en) | Liquid crystal display device with scanning controlling circuit and driving method thereof | |
US8217926B2 (en) | Liquid crystal display having compensation circuit for reducing gate delay | |
US20110157132A1 (en) | Display device and method for controlling gate pulse | |
US20070057887A1 (en) | Display device and drive method of same | |
KR101285054B1 (en) | Liquid crystal display device | |
US10438557B2 (en) | Voltage compensation circuit and voltage compensation method thereof, display panel, and display apparatus | |
US8274467B2 (en) | Liquid crystal display having control circuit for delay gradation voltages and driving method thereof | |
US20080117155A1 (en) | Liquid crystal display having compensation circuit for reducing gate delay | |
US20080122875A1 (en) | Liquid crystal display device and driving circuit and driving method of the same | |
US9183800B2 (en) | Liquid crystal device and the driven method thereof | |
CN115083362A (en) | Liquid crystal pixel circuit, driving method thereof and array substrate | |
US20090102992A1 (en) | Liquid crystal display panel | |
US7804471B2 (en) | Liquid crystal display and driving method and driving circuit thereof | |
US8018416B2 (en) | Driving circuit with output control circuit and liquid crystal display using same | |
KR20020056093A (en) | Circuit driving Gate of Liquid Crystal display | |
KR100756666B1 (en) | Apparatus of Driving Liquid Crystal Panel in 2-Dot Inversion |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: AU OPTRONICS CORP., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHUNG, CHUN-FAN;TING, TIEN-LUN;TSAI, CHIA-CHI;AND OTHERS;REEL/FRAME:021967/0966 Effective date: 20080917 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |