US20090102514A1 - Duty cycle detecting circuit for pulse width modulation - Google Patents

Duty cycle detecting circuit for pulse width modulation Download PDF

Info

Publication number
US20090102514A1
US20090102514A1 US11/987,685 US98768507A US2009102514A1 US 20090102514 A1 US20090102514 A1 US 20090102514A1 US 98768507 A US98768507 A US 98768507A US 2009102514 A1 US2009102514 A1 US 2009102514A1
Authority
US
United States
Prior art keywords
electric potential
count
duty cycle
sampling
potential states
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/987,685
Inventor
Lu-Yueh Hsu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Dadny Inc
Original Assignee
HIMARK Tech Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by HIMARK Tech Inc filed Critical HIMARK Tech Inc
Assigned to HIMARK TECHNOLOGY, INC. reassignment HIMARK TECHNOLOGY, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HSU, LU-YUEH
Publication of US20090102514A1 publication Critical patent/US20090102514A1/en
Assigned to DADNY, INC. reassignment DADNY, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HIMARK TECHNOLOGY INC.
Priority to US14/101,641 priority Critical patent/US9354261B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R23/00—Arrangements for measuring frequencies; Arrangements for analysing frequency spectra
    • G01R23/02—Arrangements for measuring frequency, e.g. pulse repetition rate; Arrangements for measuring period of current or voltage
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R29/00—Arrangements for measuring or indicating electric quantities not covered by groups G01R19/00 - G01R27/00
    • G01R29/02—Measuring characteristics of individual pulses, e.g. deviation from pulse flatness, rise time or duration
    • G01R29/027—Indicating that a pulse characteristic is either above or below a predetermined value or within or beyond a predetermined range of values
    • G01R29/0273—Indicating that a pulse characteristic is either above or below a predetermined value or within or beyond a predetermined range of values the pulse characteristic being duration, i.e. width (indicating that frequency of pulses is above or below a certain limit)

Definitions

  • the present invention relates to a duty cycle detecting circuit for pulse width modulation (PWM), and more particularly to a detecting circuit that samples a PWM signal based on a clock frequency and calculates the duty cycle of the pulse width modulation signal based on the sampling results.
  • PWM pulse width modulation
  • Pulse Width Modulation has been used extensively in electronic circuits including motor control circuits and power supply devices.
  • a pulse signal with a fixed frequency is used for controlling the ON and OFF states of a transistor.
  • a change of pulse width is used for determining the time interval of being active or cut-off for the transistor to achieve the control effect.
  • the duty cycle of the PWM signal indicates a proportion of the active time (or high electric potential) of the pulse signal and plays an important role in the pulse width modulation system.
  • the duty cycle is very sensitive to many factors including an operating frequency, an operating temperature, a power voltage, and a circuit design. Therefore, it is an important subject to detect an actual duty cycle of a pulse signal in a pulse width modulation system under different operating conditions.
  • the present invention provides a duty cycle detecting circuit for pulse width modulation that is applied for detecting a duty cycle of a PWM signal
  • the duty cycle detecting circuit comprises: a clock generating circuit for generating a clock signal; a sampling circuit for receiving the PWM signal and the clock signal and sampling the PWM signal based on the clock signal to generate a sampling signal; and a calculation circuit for calculating the duty cycle of the PWM signal based on the sampling signal.
  • the sampling signal includes a high electric potential state and a low electric potential state.
  • the calculation circuit accumulates the sampling signal as a count of high electric potential states and a total number of times of sampling to obtain a count of high electric potential states and a total number of times of sampling respectively, and divides the count of high electric potential states by the total number of times of sampling to obtain the duty cycle.
  • the calculation circuit accumulates the sampling signal as a count of high electric potential states and the sampling signal as a count of low electric potential states to obtain a count of high electric potential states and a count of low electric potential states respectively, and divides the count of high electric potential states by the sum of the count of high electric potential states and the count of low electric potential states to obtain the duty cycle.
  • the clock generating circuit is an oscillator
  • the sampling circuit is a flip-flop.
  • the calculation circuit comprises a microprocessor unit for processing an operation required for calculating the duty cycle, and a memory unit for storing a computer code required for calculating the duty cycle.
  • the calculation circuit further comprises a counter for receiving the sampling signal, and accumulating the sampling signal as a count of high electric potential states and the sampling signal as a count of low electric potential states to obtain a count of high electric potential states and a count of low electric potential states respectively.
  • the calculation circuit further includes a division circuit for dividing the count of high electric potential states by the sum of the count of high electric potential states and the count of low electric potential states to obtain the duty cycle.
  • the calculation circuit further includes a reset circuit for resetting the counter after a predetermined number of times of sampling, so that the counter restarts accumulating the count of high electric potential states and the count of low electric potential states again.
  • the calculation circuit includes a counter for receiving the sampling signal, and accumulating the sampling signal as a count of high electric potential states and a number of times of sampling to obtain a count of high electric potential states and a total number of times of sampling respectively.
  • the calculation circuit further includes a division circuit for dividing the count of high electric potential states by the total number of times of sampling.
  • the calculation circuit further includes a reset circuit for resetting the counter after a predetermined number of times of sampling, so that the counter restarts accumulating the count of high electric potential states and the count of low electric potential states again.
  • FIG. 1 illustrates a block diagram of a duty cycle detecting circuit for pulse width modulation in accordance with the present invention
  • FIG. 2 illustrates a duty cycle detecting circuit for pulse width modulation in accordance with a first preferred embodiment of the present invention
  • FIG. 3 illustrates a duty cycle detecting circuit for pulse width modulation in accordance with a second preferred embodiment of the present invention.
  • FIG. 4 illustrates a relation of a PWM signal, a clock signal and a sampling signal in accordance with the present invention.
  • the duty cycle detecting circuit is applied for detecting a duty cycle of a PWM signal
  • the duty cycle detecting circuit comprises: a clock generating circuit 11 for generating a clock signal; a sampling circuit 13 for receiving the PWM signal and the clock signal, and sampling the PWM signal based on the clock signal to generate a sampling signal; and a calculation circuit 15 for calculating the duty cycle of the PWM signal based on the sampling signal.
  • the higher the frequency of the clock signal the higher is the sampling frequency.
  • the higher the sampling frequency the higher is the accuracy of the detecting result.
  • the frequency of a clock signal can be selected based on the frequency of the PWM signal. For example, a clock equals to ten times of the frequency of the pulse width modulation signal as the frequency of the clock signal.
  • the sampling signal includes a high electric potential state and a low electric potential state.
  • the calculation circuit accumulates the sampling signal as a count of high electric potential states and a total number of times of sampling to obtain a count of high electric potential states and a total number of times of sampling respectively and divides the count of high electric potential states by the total number of times of sampling to obtain the duty cycle.
  • the calculation circuit accumulates the sampling signal as a count of high electric potential states and the sampling signal as a count of low electric potential states to obtain a count of high electric potential states and a count of low electric potential states respectively, and dividing the count of high electric potential states by the sum of the count of high electric potential states and the count of low electric potential states to obtain the duty cycle.
  • the cycle of a single PWM signal is used as a unit time for the sampling to obtain the duty cycle of the single PWM signal; or the cycle of several PWM signals is used as a unit time for the sampling to obtain an average duty cycle.
  • the clock generating circuit is an oscillator 21 ;
  • the calculation circuit 25 comprises a microprocessor unit 251 , for processing the operation required for calculating the duty cycle; and a memory unit 252 , for storing a computer code required for calculating the duty cycle.
  • the computer code drives the microprocessor unit 251 to accumulate the sampling signal as a count of high electric potential states and a total number of times of sampling to obtain a count of high electric potential states and a total number of times of sampling respectively, and dividing the count of high electric potential states by the total number of times of sampling to obtain the duty cycle, or accumulating the sampling signal as a count of high electric potential states and the sampling signal as a count of low electric potential states to obtain a count of high electric potential states and a count of low electric potential states respectively, and dividing the count of high electric potential states by the sum of the count of high electric potential states and the count of low electric potential states to obtain the duty cycle.
  • the cycle of the single PWM signal is used as a unit time for the sampling to obtain the duty cycle of the single PWM signal; or the cycle of several PWM signals is used as a unit time for the sample to obtain an average duty cycle.
  • the clock generating circuit is an oscillator 31 ;
  • the sampling circuit is an flip-flop 33 ;
  • the calculation circuit 35 comprises a counter 351 for receiving the sampling signal, and accumulating the sampling signal as s count of high electric potential states and the sampling signal as a count of low electric potential states to obtain a count of high electric potential states and a count of low electric potential states respectively.
  • the calculation circuit 35 further includes a divider 355 for dividing the count of high electric potential states by the sum of the count of high electric potential states and the count of low electric potential states to obtain the duty cycle.
  • the calculation circuit 35 further includes a reset circuit 353 for resetting the counter 351 after a predetermined number of times of sampling, so that the counter 351 starts accumulating the count of high electric potential states and the count of low electric potential states again.
  • the counter 351 accumulates the sampling signal as a count of high electric potential states and a total number of times of sampling to obtain a count of high electric potential states and a total number of times of sampling respectively.
  • the divider 355 divides the count of high electric potential states by the total number of times of sampling to obtain the duty cycle.

Abstract

A duty cycle detecting circuit for pulse width modulation (PWM) is disclosed. The circuit comprises a clock generating circuit, a sampling circuit and a calculation circuit. The clock generating circuit is for generating a clock signal. The sampling circuit receives a PWM signal and the clock signal, samples the PWM signal based on the clock signal, and generates a sampling signal. The calculation circuit is for calculating the duty cycle of the PWM signal based on the sampling signal.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention
  • The present invention relates to a duty cycle detecting circuit for pulse width modulation (PWM), and more particularly to a detecting circuit that samples a PWM signal based on a clock frequency and calculates the duty cycle of the pulse width modulation signal based on the sampling results.
  • 2. Description of the Related Art
  • Pulse Width Modulation (PWM) has been used extensively in electronic circuits including motor control circuits and power supply devices. In general, a pulse signal with a fixed frequency is used for controlling the ON and OFF states of a transistor. In a pulse width modulation system, a change of pulse width is used for determining the time interval of being active or cut-off for the transistor to achieve the control effect. In other words, the duty cycle of the PWM signal indicates a proportion of the active time (or high electric potential) of the pulse signal and plays an important role in the pulse width modulation system.
  • However, the duty cycle is very sensitive to many factors including an operating frequency, an operating temperature, a power voltage, and a circuit design. Therefore, it is an important subject to detect an actual duty cycle of a pulse signal in a pulse width modulation system under different operating conditions.
    • SUMMARY OF THE INVENTION
  • To achieve the foregoing objective, the present invention provides a duty cycle detecting circuit for pulse width modulation that is applied for detecting a duty cycle of a PWM signal, and the duty cycle detecting circuit comprises: a clock generating circuit for generating a clock signal; a sampling circuit for receiving the PWM signal and the clock signal and sampling the PWM signal based on the clock signal to generate a sampling signal; and a calculation circuit for calculating the duty cycle of the PWM signal based on the sampling signal.
  • In the duty cycle detecting circuit for pulse width modulation, the sampling signal includes a high electric potential state and a low electric potential state. The calculation circuit accumulates the sampling signal as a count of high electric potential states and a total number of times of sampling to obtain a count of high electric potential states and a total number of times of sampling respectively, and divides the count of high electric potential states by the total number of times of sampling to obtain the duty cycle.
  • In the duty cycle detecting circuit for pulse width modulation, the calculation circuit accumulates the sampling signal as a count of high electric potential states and the sampling signal as a count of low electric potential states to obtain a count of high electric potential states and a count of low electric potential states respectively, and divides the count of high electric potential states by the sum of the count of high electric potential states and the count of low electric potential states to obtain the duty cycle.
  • In the duty cycle detecting circuit for pulse width modulation, the clock generating circuit is an oscillator, and the sampling circuit is a flip-flop. The calculation circuit comprises a microprocessor unit for processing an operation required for calculating the duty cycle, and a memory unit for storing a computer code required for calculating the duty cycle.
  • In the duty cycle detecting circuit for pulse width modulation, the calculation circuit further comprises a counter for receiving the sampling signal, and accumulating the sampling signal as a count of high electric potential states and the sampling signal as a count of low electric potential states to obtain a count of high electric potential states and a count of low electric potential states respectively. The calculation circuit further includes a division circuit for dividing the count of high electric potential states by the sum of the count of high electric potential states and the count of low electric potential states to obtain the duty cycle. The calculation circuit further includes a reset circuit for resetting the counter after a predetermined number of times of sampling, so that the counter restarts accumulating the count of high electric potential states and the count of low electric potential states again.
  • In the duty cycle detecting circuit for pulse width modulation, the calculation circuit includes a counter for receiving the sampling signal, and accumulating the sampling signal as a count of high electric potential states and a number of times of sampling to obtain a count of high electric potential states and a total number of times of sampling respectively. The calculation circuit further includes a division circuit for dividing the count of high electric potential states by the total number of times of sampling. The calculation circuit further includes a reset circuit for resetting the counter after a predetermined number of times of sampling, so that the counter restarts accumulating the count of high electric potential states and the count of low electric potential states again.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 illustrates a block diagram of a duty cycle detecting circuit for pulse width modulation in accordance with the present invention;
  • FIG. 2 illustrates a duty cycle detecting circuit for pulse width modulation in accordance with a first preferred embodiment of the present invention;
  • FIG. 3 illustrates a duty cycle detecting circuit for pulse width modulation in accordance with a second preferred embodiment of the present invention; and
  • FIG. 4 illustrates a relation of a PWM signal, a clock signal and a sampling signal in accordance with the present invention.
    •  DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • To make it easier for our examiner to understand the objective of the invention, its structure, innovative features, and performance, we use preferred embodiments together with the attached drawings for the detailed description of the invention.
  • Referring to FIG. 1 for a block diagram 10 of a duty cycle detecting circuit for pulse width modulation in accordance with the present invention, the duty cycle detecting circuit is applied for detecting a duty cycle of a PWM signal, and the duty cycle detecting circuit comprises: a clock generating circuit 11 for generating a clock signal; a sampling circuit 13 for receiving the PWM signal and the clock signal, and sampling the PWM signal based on the clock signal to generate a sampling signal; and a calculation circuit 15 for calculating the duty cycle of the PWM signal based on the sampling signal. The higher the frequency of the clock signal, the higher is the sampling frequency. The higher the sampling frequency, the higher is the accuracy of the detecting result. The frequency of a clock signal can be selected based on the frequency of the PWM signal. For example, a clock equals to ten times of the frequency of the pulse width modulation signal as the frequency of the clock signal.
  • In the duty cycle detecting circuit for pulse width modulation as shown in FIG. 4, the sampling signal includes a high electric potential state and a low electric potential state. In a preferred embodiment, the calculation circuit accumulates the sampling signal as a count of high electric potential states and a total number of times of sampling to obtain a count of high electric potential states and a total number of times of sampling respectively and divides the count of high electric potential states by the total number of times of sampling to obtain the duty cycle.
  • In the duty cycle detecting circuit for pulse width modulation in accordance with another preferred embodiment, the calculation circuit accumulates the sampling signal as a count of high electric potential states and the sampling signal as a count of low electric potential states to obtain a count of high electric potential states and a count of low electric potential states respectively, and dividing the count of high electric potential states by the sum of the count of high electric potential states and the count of low electric potential states to obtain the duty cycle. When the sampling is performed, the cycle of a single PWM signal is used as a unit time for the sampling to obtain the duty cycle of the single PWM signal; or the cycle of several PWM signals is used as a unit time for the sampling to obtain an average duty cycle.
  • Referring to FIG. 2 for a duty cycle detecting circuit for pulse width modulation in accordance with a first preferred embodiment 20, the clock generating circuit is an oscillator 21; the calculation circuit 25 comprises a microprocessor unit 251, for processing the operation required for calculating the duty cycle; and a memory unit 252, for storing a computer code required for calculating the duty cycle. The computer code drives the microprocessor unit 251 to accumulate the sampling signal as a count of high electric potential states and a total number of times of sampling to obtain a count of high electric potential states and a total number of times of sampling respectively, and dividing the count of high electric potential states by the total number of times of sampling to obtain the duty cycle, or accumulating the sampling signal as a count of high electric potential states and the sampling signal as a count of low electric potential states to obtain a count of high electric potential states and a count of low electric potential states respectively, and dividing the count of high electric potential states by the sum of the count of high electric potential states and the count of low electric potential states to obtain the duty cycle. When the sampling is performed, the cycle of the single PWM signal is used as a unit time for the sampling to obtain the duty cycle of the single PWM signal; or the cycle of several PWM signals is used as a unit time for the sample to obtain an average duty cycle.
  • Referring to FIG. 3 for a duty cycle detecting circuit for pulse width modulation in accordance with a second preferred embodiment 30, the clock generating circuit is an oscillator 31; the sampling circuit is an flip-flop 33; and the calculation circuit 35 comprises a counter 351 for receiving the sampling signal, and accumulating the sampling signal as s count of high electric potential states and the sampling signal as a count of low electric potential states to obtain a count of high electric potential states and a count of low electric potential states respectively. The calculation circuit 35 further includes a divider 355 for dividing the count of high electric potential states by the sum of the count of high electric potential states and the count of low electric potential states to obtain the duty cycle. The calculation circuit 35 further includes a reset circuit 353 for resetting the counter 351 after a predetermined number of times of sampling, so that the counter 351 starts accumulating the count of high electric potential states and the count of low electric potential states again.
  • In a duty cycle detecting circuit for pulse width modulation in accordance with a second embodiment, the counter 351 accumulates the sampling signal as a count of high electric potential states and a total number of times of sampling to obtain a count of high electric potential states and a total number of times of sampling respectively. The divider 355 divides the count of high electric potential states by the total number of times of sampling to obtain the duty cycle.
  • While the duty cycle detecting circuit for pulse width modulation in accordance with the invention has been described by means of specific embodiments, numerous modifications and variations could be made thereto by those skilled in the art without departing from the scope and spirit of the invention set forth in the claims.

Claims (15)

1. A duty cycle detecting circuit for pulse width modulation, applied for detecting a duty cycle of a PWM signal, comprising:
a clock generating circuit, for generating a clock signal;
a sampling circuit, for receiving the PWM signal and the clock signal, and sampling the PWM signal based on the clock signal to generate a sampling signal; and
a calculation circuit, for calculating the duty cycle of the PWM signal based on the sampling signal.
2. The duty cycle detecting circuit for pulse width modulation of claim 1, wherein the sampling signal comprises a high electric potential state and a low electric potential state.
3. The duty cycle detecting circuit for pulse width modulation of claim 2, wherein the calculation circuit accumulates the sampling signal into a count of high electric potential states and a total number of times of sampling to obtain a count of high electric potential states and a total number of times of sampling respectively.
4. The duty cycle detecting circuit for pulse width modulation of claim 3, wherein the calculation circuit divides the count of high electric potential states by the total number of times of sampling to obtain the duty cycle.
5. The duty cycle detecting circuit for pulse width modulation of claim 2, wherein the calculation circuit accumulates the sampling signal as a count of high electric potential states and the sampling signal as a count of low electric potential states to obtain a count of high electric potential states and a count of low electric potential states respectively.
6. The duty cycle detecting circuit for pulse width modulation of claim 5, wherein the calculation circuit divides the count of high electric potential states by a sum of the count of high electric potential states and the count of low electric potential states to obtain the duty cycle.
7. The duty cycle detecting circuit for pulse width modulation of claim 1, wherein the clock generating circuit is an oscillator.
8. The duty cycle detecting circuit for pulse width modulation of claim 1, wherein the calculation circuit comprises:
a microprocessor unit, for processing an operation required to calculate the duty cycle; and
a memory unit, for storing a computer code required to calculate the duty cycle.
9. The duty cycle detecting circuit for pulse width modulation of claim 1, wherein the sampling circuit is a flip-flop.
10. The duty cycle detecting circuit for pulse width modulation of claim 9, wherein the calculation circuit comprises a counter for receiving the sampling signal, and accumulating the sampling signal as a count of high electric potential states and the sampling signal as a count of low electric potential state to obtain a count of high electric potential states and a count of low electric potential states respectively.
11. The duty cycle detecting circuit for pulse width modulation of claim 10, wherein the calculation circuit further comprises a divider for dividing the count of high electric potential states by a sum of the count of high electric potential states and the count of low electric potential states to obtain the duty cycle.
12. The duty cycle detecting circuit for pulse width modulation of claim 10 or 11, wherein the calculation circuit further comprises a reset circuit for resetting the counter after a predetermined number of times of sampling, so that the counter restarts accumulating the count of high electric potential states and the count of low electric potential states again.
13. The duty cycle detecting circuit for pulse width modulation of claim 9, wherein the calculation circuit further includes a counter for receiving the sampling signal, and accumulating the sampling signal as a count of high electric potential states and a total number of times of sampling to obtain a count of high electric potential states and a total number of times of sampling respectively.
14. The duty cycle detecting circuit for pulse width modulation of claim 13, wherein the calculation circuit further comprises a divider for dividing the count of high electric potential states by the total number of times of sampling to obtain the duty cycle.
15. The duty cycle detecting circuit for pulse width modulation of claim 13 or 14, wherein the calculation circuit further comprises a reset circuit for resetting the counter after a predetermined number of times of sampling, so that the counter restarts accumulating the count of high electric potential states and the count of low electric potential states again.
US11/987,685 2007-10-17 2007-12-04 Duty cycle detecting circuit for pulse width modulation Abandoned US20090102514A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US14/101,641 US9354261B2 (en) 2007-10-17 2013-12-10 Duty cycle detecting circuit for pulse width modulation

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
TW096138938A TWI394373B (en) 2007-10-17 2007-10-17 Duty cycle detecting circuit for pulse width modulation
TW096138938 2007-10-17

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US14/101,641 Division US9354261B2 (en) 2007-10-17 2013-12-10 Duty cycle detecting circuit for pulse width modulation

Publications (1)

Publication Number Publication Date
US20090102514A1 true US20090102514A1 (en) 2009-04-23

Family

ID=40562862

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/987,685 Abandoned US20090102514A1 (en) 2007-10-17 2007-12-04 Duty cycle detecting circuit for pulse width modulation
US14/101,641 Expired - Fee Related US9354261B2 (en) 2007-10-17 2013-12-10 Duty cycle detecting circuit for pulse width modulation

Family Applications After (1)

Application Number Title Priority Date Filing Date
US14/101,641 Expired - Fee Related US9354261B2 (en) 2007-10-17 2013-12-10 Duty cycle detecting circuit for pulse width modulation

Country Status (3)

Country Link
US (2) US20090102514A1 (en)
KR (1) KR101375523B1 (en)
TW (1) TWI394373B (en)

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102103168A (en) * 2009-12-22 2011-06-22 比亚迪股份有限公司 PWM (Pulse-Width Modulation) wave detecting method and device
CN102478610A (en) * 2010-11-30 2012-05-30 英业达股份有限公司 Duty ratio measuring system and method
CN102933003A (en) * 2012-11-20 2013-02-13 无锡中星微电子有限公司 Dimming circuit
CN103037573A (en) * 2012-11-20 2013-04-10 无锡中星微电子有限公司 Dimming circuit
US20130154540A1 (en) * 2011-12-14 2013-06-20 Samsung Electro-Mechanics Co., Ltd. Motor controlling circuit, motor driving device, and motor controlling method
CN103347332A (en) * 2013-06-25 2013-10-09 矽力杰半导体技术(杭州)有限公司 Signal processing method and circuit and LED dimming circuit with circuit
US9541591B2 (en) 2014-08-11 2017-01-10 Synopsys, Inc. Periodic signal measurement using statistical sampling
EP3151022A1 (en) * 2015-10-01 2017-04-05 Hamilton Sundstrand Corporation Duty cycle-based bit interface system
EP3177492A1 (en) * 2014-08-05 2017-06-14 WABCO GmbH Method for determining the duty factor of a pulse-width-modulated signal by means of a vehicle control unit, and vehicle control unit
WO2018197646A1 (en) * 2017-04-28 2018-11-01 Technische Universität Darmstadt Circuit arrangement and method for determining an offset between two signal edges
US10530351B2 (en) * 2018-05-24 2020-01-07 Thine Electronics, Inc. Duty compensation device
CN112234958A (en) * 2020-10-29 2021-01-15 杰华特微电子（杭州）有限公司 Detection method and detection circuit for duty ratio of pulse signal

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI426283B (en) * 2010-12-22 2014-02-11 Inventec Corp Duty cycle measuring systems and methods for the same
US10050632B2 (en) * 2016-12-30 2018-08-14 Texas Instruments Incorporated Counter-based SYSREF implementation
KR102644538B1 (en) * 2018-05-17 2024-03-06 현대자동차주식회사 System monitoring computational procedure of pwm duty for controlling motor
US11181277B2 (en) * 2019-01-25 2021-11-23 Weber-Stephen Products Llc Pellet grills
US11624505B2 (en) 2020-03-17 2023-04-11 Weber-Stephen Products Llc Ignition-based protocols for pellet grills

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5828558A (en) * 1998-02-11 1998-10-27 Powerdsine, Ltd. PWN controller use with open loop flyback type DC to AC converter
US6049471A (en) * 1998-02-11 2000-04-11 Powerdsine Ltd. Controller for pulse width modulation circuit using AC sine wave from DC input signal
US7015716B2 (en) * 2004-04-13 2006-03-21 Feature Integration Technology Inc. Method for detecting a power load of a power supply module according to duty cycle detection, and related device

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100301056B1 (en) * 1999-06-22 2001-11-01 윤종용 Synchronous data sampling circuit
US7667513B2 (en) * 2004-11-12 2010-02-23 International Business Machines Corporation Digital duty cycle corrector
TWI254133B (en) * 2004-12-10 2006-05-01 Aopen Inc Method for detecting loading current of a load with a duty cycle signal of PWM controller
TWI276939B (en) * 2005-03-31 2007-03-21 Feature Integration Technology Method for adjusting the execution performance of load apparatus
TWI276940B (en) * 2005-03-31 2007-03-21 Feature Integration Technology Method and apparatus for dynamically adjusting the performance of load apparatus

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5828558A (en) * 1998-02-11 1998-10-27 Powerdsine, Ltd. PWN controller use with open loop flyback type DC to AC converter
US6049471A (en) * 1998-02-11 2000-04-11 Powerdsine Ltd. Controller for pulse width modulation circuit using AC sine wave from DC input signal
US7015716B2 (en) * 2004-04-13 2006-03-21 Feature Integration Technology Inc. Method for detecting a power load of a power supply module according to duty cycle detection, and related device

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
Granite Island Group, "Duty Cycle", p. 2-5.1 to p. 2-5.2, www.tscm.com/dutycy.pdf *

Cited By (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8878603B2 (en) 2009-12-22 2014-11-04 Shenzhen Byd Auto R&D Company Limited Method and device for detecting PWM wave
WO2011076103A1 (en) * 2009-12-22 2011-06-30 Byd Company Limited Method and device for detecting pwm wave
EP2517029A4 (en) * 2009-12-22 2016-01-06 Byd Company Circuit Method and device for detecting pwm wave
CN102103168A (en) * 2009-12-22 2011-06-22 比亚迪股份有限公司 PWM (Pulse-Width Modulation) wave detecting method and device
CN102478610A (en) * 2010-11-30 2012-05-30 英业达股份有限公司 Duty ratio measuring system and method
US20130154540A1 (en) * 2011-12-14 2013-06-20 Samsung Electro-Mechanics Co., Ltd. Motor controlling circuit, motor driving device, and motor controlling method
JP2013126367A (en) * 2011-12-14 2013-06-24 Samsung Electro-Mechanics Co Ltd Motor control circuit, motor drive device, and motor control method
CN103037573A (en) * 2012-11-20 2013-04-10 无锡中星微电子有限公司 Dimming circuit
CN102933003A (en) * 2012-11-20 2013-02-13 无锡中星微电子有限公司 Dimming circuit
CN103347332A (en) * 2013-06-25 2013-10-09 矽力杰半导体技术(杭州)有限公司 Signal processing method and circuit and LED dimming circuit with circuit
EP3177492A1 (en) * 2014-08-05 2017-06-14 WABCO GmbH Method for determining the duty factor of a pulse-width-modulated signal by means of a vehicle control unit, and vehicle control unit
US9541591B2 (en) 2014-08-11 2017-01-10 Synopsys, Inc. Periodic signal measurement using statistical sampling
EP3151022A1 (en) * 2015-10-01 2017-04-05 Hamilton Sundstrand Corporation Duty cycle-based bit interface system
US9802718B2 (en) 2015-10-01 2017-10-31 Hamilton Sundstrand Corporation Duty cycle-based bit interface system
WO2018197646A1 (en) * 2017-04-28 2018-11-01 Technische Universität Darmstadt Circuit arrangement and method for determining an offset between two signal edges
US10530351B2 (en) * 2018-05-24 2020-01-07 Thine Electronics, Inc. Duty compensation device
CN112234958A (en) * 2020-10-29 2021-01-15 杰华特微电子（杭州）有限公司 Detection method and detection circuit for duty ratio of pulse signal

Also Published As

Publication number Publication date
TW200919967A (en) 2009-05-01
US20140097825A1 (en) 2014-04-10
KR20090039574A (en) 2009-04-22
TWI394373B (en) 2013-04-21
KR101375523B1 (en) 2014-03-25
US9354261B2 (en) 2016-05-31

Similar Documents

Publication Publication Date Title
US9354261B2 (en) Duty cycle detecting circuit for pulse width modulation
US8373482B2 (en) Temperature sensor programmable ring oscillator, processor, and pulse width modulator
US9995791B2 (en) Power consumption monitoring device for a power source
US11342146B2 (en) System and method for energy monitoring
US20140327467A1 (en) Energy tracking system
US7076159B2 (en) Method and apparatus for generating accurate fan tachometer readings
CN111382519A (en) Method, device, equipment and storage medium for predicting residual service time
US10928372B2 (en) Electronic device
US20160246324A1 (en) Method and device for clock calibration and corresponding apparatus
CN101452023A (en) Pulsewidth regulating action cycle detecting circuit
US9542179B2 (en) System and method for energy aware program development
CN113711060A (en) Adaptive power measurement accumulator with varying sampling frequency
CN110915116B (en) Voltage Regulator with Time-Aware Current Reporting
CN111614345A (en) Integrated circuit and method for measuring PWM duty ratio
JP2009088953A (en) Pulse input device
US7183869B2 (en) Circuit and method for temperature compensation
CN111033394B (en) Temperature compensated clock frequency monitor
EP4317925A1 (en) Electronic circuit device, and temperature measurement method of electronic circuit device
US9797936B2 (en) Counter enhancements for improved performance and ease-of-use
CN116466638A (en) Pulse number acquisition equipment and system, pulse signal processing method and device
US20080290904A1 (en) Frequency Monitor
US20190074957A1 (en) Timing method, clock device and terminal device
CN116577545A (en) Fault detection method and device
JP2004348568A (en) Debug system device
JP2009193122A (en) Abnormal current detection circuit

Legal Events

Date Code Title Description
AS Assignment

Owner name: HIMARK TECHNOLOGY, INC., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HSU, LU-YUEH;REEL/FRAME:020269/0908

Effective date: 20071109

AS Assignment

Owner name: DADNY, INC., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HIMARK TECHNOLOGY INC.;REEL/FRAME:026666/0932

Effective date: 20110601

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION